/external/chromium_org/v8/src/arm/ |
H A D | assembler-arm.cc | 261 // Implementation of Operand and MemOperand 311 MemOperand::MemOperand(Register rn, int32_t offset, AddrMode am) { function in class:v8::internal::MemOperand 319 MemOperand::MemOperand(Register rn, Register rm, AddrMode am) { function in class:v8::internal::MemOperand 328 MemOperand::MemOperand(Register rn, Register rm, function in class:v8::internal::MemOperand 402 // str(r, MemOperand(sp, 4, NegPreIndex), al) instruction (aka push(r)) 406 // ldr(r, MemOperand(sp, 4, PostIndex), al) instruction (aka pop(r)) 1156 ldr(rd, MemOperand(p [all...] |
/external/chromium_org/v8/src/ia32/ |
H A D | macro-assembler-ia32.h | 18 typedef Operand MemOperand; typedef in namespace:v8::internal
|
/external/chromium_org/v8/src/mips/ |
H A D | assembler-mips.cc | 238 // Implementation of Operand and MemOperand. 258 MemOperand::MemOperand(Register rm, int32_t offset) : Operand(rm) { function in class:v8::internal::MemOperand 263 MemOperand::MemOperand(Register rm, int32_t unit, int32_t multiplier, function in class:v8::internal::MemOperand 282 // sw(r, MemOperand(sp, 0)) 285 // lw(r, MemOperand(sp, 0)) 1658 void Assembler::LoadRegPlusOffsetToAt(const MemOperand& src) { 1666 void Assembler::lb(Register rd, const MemOperand& rs) { 1671 GenInstrImmediate(LB, at, rd, 0); // Equiv to lb(rd, MemOperand(a [all...] |
H A D | assembler-mips.h | 399 // Class MemOperand represents a memory operand in load and store instructions. 400 class MemOperand : public Operand { class in namespace:v8::internal 408 explicit MemOperand(Register rn, int32_t offset = 0); 409 explicit MemOperand(Register rn, int32_t unit, int32_t multiplier, 795 void lb(Register rd, const MemOperand& rs); 796 void lbu(Register rd, const MemOperand& rs); 797 void lh(Register rd, const MemOperand& rs); 798 void lhu(Register rd, const MemOperand& rs); 799 void lw(Register rd, const MemOperand& rs); 800 void lwl(Register rd, const MemOperand [all...] |
/external/chromium_org/v8/src/mips64/ |
H A D | assembler-mips64.cc | 216 // Implementation of Operand and MemOperand. 236 MemOperand::MemOperand(Register rm, int64_t offset) : Operand(rm) { function in class:v8::internal::MemOperand 241 MemOperand::MemOperand(Register rm, int64_t unit, int64_t multiplier, function in class:v8::internal::MemOperand 260 // sd(r, MemOperand(sp, 0)) 263 // ld(r, MemOperand(sp, 0)) 1783 void Assembler::LoadRegPlusOffsetToAt(const MemOperand& src) { 1793 void Assembler::lb(Register rd, const MemOperand& rs) { 1798 GenInstrImmediate(LB, at, rd, 0); // Equiv to lb(rd, MemOperand(a [all...] |
H A D | assembler-mips64.h | 389 // Class MemOperand represents a memory operand in load and store instructions. 390 class MemOperand : public Operand { class in namespace:v8::internal 398 explicit MemOperand(Register rn, int64_t offset = 0); 399 explicit MemOperand(Register rn, int64_t unit, int64_t multiplier, 818 void lb(Register rd, const MemOperand& rs); 819 void lbu(Register rd, const MemOperand& rs); 820 void lh(Register rd, const MemOperand& rs); 821 void lhu(Register rd, const MemOperand& rs); 822 void lw(Register rd, const MemOperand& rs); 823 void lwu(Register rd, const MemOperand [all...] |
/external/chromium_org/v8/src/x64/ |
H A D | macro-assembler-x64.h | 29 typedef Operand MemOperand; typedef in namespace:v8::internal
|
/external/chromium_org/v8/src/x87/ |
H A D | macro-assembler-x87.h | 18 typedef Operand MemOperand; typedef in namespace:v8::internal
|
/external/llvm/lib/Target/X86/MCTargetDesc/ |
H A D | X86MCCodeEmitter.cpp | 156 void EmitVEXOpcodePrefix(uint64_t TSFlags, unsigned &CurByte, int MemOperand, 163 void EmitOpcodePrefix(uint64_t TSFlags, unsigned &CurByte, int MemOperand, 613 int MemOperand, const MCInst &MI, 748 if (X86II::isX86_64ExtendedReg(MI.getOperand(MemOperand + 751 if (X86II::isX86_64ExtendedReg(MI.getOperand(MemOperand + 754 if (X86II::is32ExtendedReg(MI.getOperand(MemOperand + 806 MI.getOperand(MemOperand+X86::AddrBaseReg).getReg())) 809 MI.getOperand(MemOperand+X86::AddrIndexReg).getReg())) 811 if (X86II::is32ExtendedReg(MI.getOperand(MemOperand + 841 MI.getOperand(MemOperand 612 EmitVEXOpcodePrefix(uint64_t TSFlags, unsigned &CurByte, int MemOperand, const MCInst &MI, const MCInstrDesc &Desc, raw_ostream &OS) const argument 1125 EmitOpcodePrefix(uint64_t TSFlags, unsigned &CurByte, int MemOperand, const MCInst &MI, const MCInstrDesc &Desc, const MCSubtargetInfo &STI, raw_ostream &OS) const argument [all...] |