Searched refs:OP_SET_AND (Results 1 - 12 of 12) sorted by path

/external/chromium_org/third_party/mesa/src/src/gallium/drivers/nv50/codegen/
H A Dnv50_ir.h74 OP_SET_AND, // dst = (src0 CMP src1) & src2 enumerator in enum:nv50_ir::operation
H A Dnv50_ir_inlines.h254 if (op >= OP_SET_AND && op <= OP_SLCT && op != OP_SELP)
261 if (op >= OP_SET_AND && op <= OP_SLCT && op != OP_SELP)
H A Dnv50_ir_peephole.cpp1137 operation redOp = (logop->op == OP_AND ? OP_SET_AND :
1142 set0->op != OP_SET_AND &&
H A Dnv50_ir_target_nv50.cpp387 case OP_SET_AND:
/external/chromium_org/third_party/mesa/src/src/gallium/drivers/nvc0/codegen/
H A Dnv50_ir_emit_nvc0.cpp884 case OP_SET_AND: hi = 0x10000000; break;
1644 case OP_SET_AND:
H A Dnv50_ir_target_nvc0.cpp248 { OP_SET_AND, 0x3, 0x3, 0x0, 0x0, 0x2, 0x2 },
/external/mesa3d/src/gallium/drivers/nv50/codegen/
H A Dnv50_ir.h74 OP_SET_AND, // dst = (src0 CMP src1) & src2 enumerator in enum:nv50_ir::operation
H A Dnv50_ir_inlines.h254 if (op >= OP_SET_AND && op <= OP_SLCT && op != OP_SELP)
261 if (op >= OP_SET_AND && op <= OP_SLCT && op != OP_SELP)
H A Dnv50_ir_peephole.cpp1137 operation redOp = (logop->op == OP_AND ? OP_SET_AND :
1142 set0->op != OP_SET_AND &&
H A Dnv50_ir_target_nv50.cpp387 case OP_SET_AND:
/external/mesa3d/src/gallium/drivers/nvc0/codegen/
H A Dnv50_ir_emit_nvc0.cpp884 case OP_SET_AND: hi = 0x10000000; break;
1644 case OP_SET_AND:
H A Dnv50_ir_target_nvc0.cpp248 { OP_SET_AND, 0x3, 0x3, 0x0, 0x0, 0x2, 0x2 },

Completed in 505 milliseconds