/external/chromium_org/third_party/mesa/src/src/gallium/auxiliary/gallivm/ |
H A D | lp_bld_debug.cpp | 285 const TargetInstrInfo *TII = TM->getInstrInfo(); local 350 const MCInstrDesc &TID = TII->get(Inst.getOpcode()); 352 const TargetInstrDesc &TID = TII->get(Inst.getOpcode());
|
/external/chromium_org/third_party/mesa/src/src/gallium/drivers/radeon/ |
H A D | AMDGPUConvertToISA.cpp | 49 const AMDGPUInstrInfo * TII = local 58 TII->convertToISA(MI, MF, MBB.findDebugLoc(I));
|
H A D | AMDGPURegisterInfo.cpp | 23 TII(tii)
|
H A D | AMDGPURegisterInfo.h | 33 const TargetInstrInfo &TII; member in struct:llvm::AMDGPURegisterInfo
|
H A D | AMDILCFGStructurizer.cpp | 2664 const TargetInstrInfo *TII; member in class:llvm::AMDGPUCFGStructurizer 2680 : MachineFunctionPass(pid), TM(tm), TII(tm.getInstrInfo()), 2686 return TII; 2928 const AMDGPUInstrInfo * TII = static_cast<const AMDGPUInstrInfo *>( local 2938 } else if (!TII->isMov(instr->getOpcode())) {
|
H A D | R600ExpandSpecialInstrs.cpp | 30 const R600InstrInfo *TII; member in class:__anon13914::R600ExpandSpecialInstrsPass 34 TII (static_cast<const R600InstrInfo *>(tm.getInstrInfo())) { } 53 const R600RegisterInfo &TRI = TII->getRegisterInfo(); 63 bool IsReduction = TII->isReductionOp(MI.getOpcode()); 64 bool IsVector = TII->isVector(MI); 65 bool IsCube = TII->isCubeOp(MI.getOpcode()); 151 BuildMI(MBB, I, MBB.findDebugLoc(I), TII->get(Opcode), DstReg) 157 TII->addFlag(NewMI, 0, Flags);
|
H A D | R600ISelLowering.cpp | 27 TII(static_cast<const R600InstrInfo*>(TM.getInstrInfo())) 65 BuildMI(*BB, I, BB->findDebugLoc(I), TII->get(AMDGPU::MOV)) 70 TII->addFlag(NewMI, 0, MO_FLAG_CLAMP); 76 BuildMI(*BB, I, BB->findDebugLoc(I), TII->get(AMDGPU::MOV)) 81 TII->addFlag(NewMI, 1, MO_FLAG_ABS); 88 BuildMI(*BB, I, BB->findDebugLoc(I), TII->get(AMDGPU::MOV)) 93 TII->addFlag(NewMI, 1, MO_FLAG_NEG); 101 BuildMI(*BB, I, BB->findDebugLoc(I), TII->get(AMDGPU::COPY)) 112 TII->addFlag(defInstr, 0, MO_FLAG_MASK); 129 BuildMI(*BB, I, BB->findDebugLoc(I), TII [all...] |
H A D | R600ISelLowering.h | 32 const R600InstrInfo * TII; member in class:llvm::R600TargetLowering
|
H A D | R600RegisterInfo.cpp | 24 TII(tii)
|
H A D | R600RegisterInfo.h | 28 const TargetInstrInfo &TII; member in struct:llvm::R600RegisterInfo
|
H A D | SIAssignInterpRegs.cpp | 126 const TargetInstrInfo * TII = TM.getInstrInfo(); local 131 TII->get(TargetOpcode::COPY), virtReg)
|
H A D | SIISelLowering.cpp | 28 TII(static_cast<const SIInstrInfo*>(TM.getInstrInfo())) 68 const TargetInstrInfo * TII = getTargetMachine().getInstrInfo(); local 72 if (TII->get(MI->getOpcode()).TSFlags & SIInstrFlags::NEED_WAIT) { 82 BuildMI(*BB, I, BB->findDebugLoc(I), TII->get(AMDGPU::V_MOV_B32_e64)) 97 BuildMI(*BB, I, BB->findDebugLoc(I), TII->get(AMDGPU::V_MOV_B32_e64)) 112 BuildMI(*BB, I, BB->findDebugLoc(I), TII->get(AMDGPU::V_MOV_B32_e64)) 145 BuildMI(BB, I, BB.findDebugLoc(I), TII->get(AMDGPU::S_WAITCNT)) 161 BuildMI(BB, I, BB.findDebugLoc(I), TII->get(AMDGPU::S_MOV_B32), M0) 164 BuildMI(BB, I, BB.findDebugLoc(I), TII->get(AMDGPU::V_INTERP_P1_F32), tmp) 170 BuildMI(BB, I, BB.findDebugLoc(I), TII [all...] |
H A D | SIISelLowering.h | 24 const SIInstrInfo * TII; member in class:llvm::SITargetLowering
|
H A D | SIRegisterInfo.cpp | 24 TII(tii)
|
H A D | SIRegisterInfo.h | 28 const TargetInstrInfo &TII; member in struct:llvm::SIRegisterInfo
|
/external/llvm/include/llvm/CodeGen/ |
H A D | DFAPacketizer.h | 96 const TargetInstrInfo *TII; member in class:llvm::VLIWPacketizerList
|
H A D | FastISel.h | 59 const TargetInstrInfo &TII; member in class:llvm::FastISel
|
H A D | LiveIntervalAnalysis.h | 55 const TargetInstrInfo* TII; member in class:llvm::LiveIntervals
|
H A D | LiveRangeEdit.h | 65 const TargetInstrInfo &TII; member in class:llvm::LiveRangeEdit 122 TII(*MF.getTarget().getInstrInfo()),
|
H A D | MachineInstr.h | 890 const TargetInstrInfo *TII, 907 const TargetInstrInfo *TII, const TargetRegisterInfo *TRI, 921 const TargetInstrInfo *TII, 1008 bool isSafeToMove(const TargetInstrInfo *TII, AliasAnalysis *AA, 1141 const TargetInstrInfo *TII, const TargetRegisterInfo *TRI) const;
|
H A D | MachineRegisterInfo.h | 765 const TargetInstrInfo &TII);
|
H A D | MachineSSAUpdater.h | 54 const TargetInstrInfo *TII; member in class:llvm::MachineSSAUpdater
|
H A D | MachineTraceMetrics.h | 69 const TargetInstrInfo *TII; member in class:llvm::MachineTraceMetrics
|
H A D | RegisterScavenging.h | 33 const TargetInstrInfo *TII; member in class:llvm::RegScavenger
|
H A D | ResourcePriorityQueue.h | 62 const TargetInstrInfo *TII; member in class:llvm::ResourcePriorityQueue
|