Searched refs:r7 (Results 1 - 25 of 56) sorted by last modified time

123

/frameworks/rs/cpu_ref/
H A DrsCpuIntrinsics_neon_3DLUT.S25 vmov.s32 r6, r7, \src
28 add r7, r7, r3
31 vld1.u8 d17, [r7], r4
34 vld1.u8 d19, [r7], r5
47 vld1.u8 d19, [r7]
50 sub r7, r7, r4
53 vld1.u8 d17, [r7]
109 push {r4,r5,r6,r7}
[all...]
H A DrsCpuIntrinsics_neon_Blur.S61 * r7 -- rdn
91 mla r11, r2, r7, r1
120 ifcc cmp r7, #i
1165 * r7 -- rdn
1254 * r7 = rdn
1265 cmpeq r5, r7
1412 push {r4,r5,r6,r7,r8,r9,r10,r11,r12,lr}
1418 sub r7, r3, r6
1422 sub r7, r7, #
[all...]
H A DrsCpuIntrinsics_neon_Convolve.S116 r7 = length
119 push {r4-r7, lr}
141 mov r7, #8
144 /* Load the y base pointers in Qregs and post-increase the address by r7=#8 */
145 vld1.8 {d24, d25, d26}, [r1], r7 @ y0 ( y - 2 )
146 vld1.8 {d27, d28, d29}, [r2], r7 @ y0 ( y - 1 )
149 pld [r1, r7]
150 pld [r2, r7]
190 /* Load the y base pointers in Qregs and post-increase the address by r7=#8 */
191 vld1.8 {d24, d25, d26}, [r3], r7
[all...]
H A DrsCpuIntrinsics_x86.c602 __m128i r0, r1, r2, r3, r4, r5, r6, r7, r8, r9; local
/frameworks/native/opengl/libagl/
H A Diterators.S51 stmfd sp!, {r4, r5, r6, r7, r8, lr}
65 smull r6, r7, r4, r12
68 smlal r6, r7, r3, r12
78 mla r7, r3, r7, r5
81 adc r7, r7, lr
84 adc r6, r6, r7, lsl #28
88 ldmfd sp!, {r4, r5, r6, r7, r8, pc}
/frameworks/av/media/libstagefright/codecs/aacenc/src/asm/ARMV5E/
H A DAutoCorrelation_v5.s34 mov r7, r1
89 str r0, [r7, #0]
113 str r7, [r13, #4]
116 ldrsh r7, [r6, r1]
120 mul r7, r10, r7
123 add r7, r14, r7, asr #9
129 add r7, r7, r
[all...]
H A DCalcWindowEnergy_v5.s47 mov r7, #0 @ accuFE = 0;
81 add r7, r7, r9, asr #7
94 str r7, [r4, #136]
H A DPrePostMDCT_v5.s44 smull r10, r12, r7, r8 @ MULHIGH(ti1, cosa)
46 smull r14, r8, r7, r9 @ MULHIGH(ti1, sina)
47 smull r7, r10, r4, r9 @ MULHIGH(tr1, sina)
50 sub r7, r12, r10 @ MULHIGH(ti1, cosa) - MULHIGH(tr1, sina)
110 smull r10, r12, r7, r8 @ MULHIGH(ti2, cosa)
112 smull r14, r8, r7, r9 @ MULHIGH(ti2, sina)
113 smull r7, r10, r6, r9 @ MULHIGH(tr2, sina)
118 mov r7, r11
H A DR4R8First_v5.s47 add r3, r5, r7
50 sub r5, r5, r7
53 add r7, r9, r3
102 add r3, r5, r7 @ i2 = buf[5] + buf[7]@
105 sub r5, r5, r7 @ i3 = buf[5] - buf[7]@
108 add r7, r9, r3 @ i4 = (i0 + i2) >> 1@
116 add r0, r0, r5 @ r7 = (r1 + i3) >> 1@
120 mov r7, r7, asr #1 @
132 str r7, [s
[all...]
H A DRadix4FFT_v5.s89 smulwb r7, r10, r8 @ L_mpy_wx(sinx, t0)
92 sub r5, r5, r7 @ r5 = L_mpy_wx(cosx, t1) - L_mpy_wx(sinx, t0)@
94 ldrd r10, [r14] @ r6 = xptr[0]@ r7 = xptr[1]@
98 smulwt r7, r11, r8 @ L_mpy_wx(cosx, t1)
106 sub r7, r7, r3 @ r5 = L_mpy_wx(cosx, t1) - L_mpy_wx(sinx, t0)@
110 sub r5, r7, r11 @ r5 = r7 - t1@
113 add r7, r7, r1
[all...]
H A Dband_nrg_v5.s52 smull r11, r7, r11, r11
56 qadd r14, r14, r7
58 smull r11, r7, r11, r11
63 qadd r14, r14, r7
102 mov r7, #0
131 qadd r7, r7, r4
139 qadd r7, r7, r4
159 qadd r7, r
[all...]
/frameworks/av/media/libstagefright/codecs/aacenc/src/asm/ARMV7/
H A DR4R8First_v7.s50 VADD.S32 Q0, Q2, Q3 @ r4 = (r0 + r2)@i4 = (i0 + i2)@i6 = (i1 + r3)@r7 = (r1 + i3)
137 VADD.S32 d6, d2, d3 @ r6 = buf[4] - buf[6]@ r7 = buf[5] - buf[7]@
H A DRadix4FFT_v7.s41 mov r7, r1
105 VSUB.S32 Q5, Q7, Q9 @ r5 = r7 - t1@
107 VADD.S32 Q7, Q7, Q9 @ r7 = r7 + t1@
115 VSUB.S32 Q11, Q3, Q7 @ xptr[1] = r3 - r7@
125 VADD.S32 Q11, Q3, Q7 @ xptr[1] = r3 + r7@
133 sub r7, r7, #1
134 cmp r7, #0
/frameworks/av/media/libstagefright/codecs/aacenc/src/
H A Dtransform.c76 int r4, r5, r6, r7; local
87 r7 = buf[5] - buf[7];
93 buf[2] = r2 + r7;
95 buf[6] = r2 - r7;
112 int r4, r5, r6, r7; local
133 r7 = (r1 + i3) >> 1;
173 buf[ 2] = r7 + t3;
175 buf[10] = r7 - t3;
191 int r4, r5, r6, r7; local
240 r7
[all...]
/frameworks/av/media/libstagefright/codecs/amrwbenc/src/asm/ARMV5E/
H A DDeemph_32_opt.s39 LDRSH r7, [r1], #2 @load x_lo[0]
47 ADD r12, r10, r7, LSL #4 @L_tmp += x_lo[0] << 4
52 LDRSH r7, [r1], #2 @load x_lo[1]
59 ADD r12, r10, r7, LSL #4
70 LDRSH r7, [r1], #2
73 ADD r12, r10, r7, LSL #4
80 LDRSH r7, [r1], #2
84 ADD r12, r10, r7, LSL #4
H A DDot_p_opt.s40 LDR r7, [r1], #4
42 SMLABB r4, r6, r7, r4
44 SMLATT r4, r6, r7, r4
49 LDR r7, [r1], #4
53 SMLABB r4, r6, r7, r4
55 SMLATT r4, r6, r7, r4
H A DFilt_6k_7k_opt.s54 MOV r7, r3 @ get signal[i]
56 LDRSH r8, [r7], #2
57 LDRSH r9, [r7], #2
60 LDRSH r11, [r7], #2
61 LDRSH r12, [r7], #2
68 LDRSH r8, [r7], #2
69 LDRSH r9, [r7], #2
72 LDRSH r11, [r7], #2
73 LDRSH r12, [r7], #2
96 LDRSH r7, [r
[all...]
H A DNorm_Corr_opt.s74 MOV r7, #1
92 ADD r9, r7, r6, LSL #1 @L_tmp = (L_tmp << 1) + 1
93 CLZ r7, r9
94 SUB r6, r7, #1 @exp = norm_l(L_tmp)
95 RSB r7, r6, #32 @exp = 32 - exp
96 MOV r6, r7, ASR #1
97 RSB r7, r6, #0 @scale = -(exp >> 1)
101 @r7 --- scale r4 --- t_min r8 --- excf[]
155 STMFD sp!, {r0 - r4, r7 - r12, r14}
163 LDMFD sp!, {r0 - r4, r7
[all...]
H A DSyn_filt_32_opt.s46 ADD r7, r3, #4 @ 4 + Q_new
47 MOV r3, r6, ASR r7 @ a0 = Aq[0] >> (4 + Q_new)
51 LDRSH r7, [r0, #4] @ load Aq[2]
56 ORR r10, r6, r7, LSL #16 @ Aq[2] -- Aq[1]
62 LDRSH r7, [r0, #12] @ load Aq[6]
67 ORR r10, r6, r7, LSL #16 @ Aq[6] -- Aq[5]
73 LDRSH r7, [r0, #20] @ load Aq[10]
78 ORR r10, r6, r7, LSL #16 @ Aq[10] -- Aq[9]
84 LDRSH r7, [r0, #28] @ load Aq[14]
89 ORR r10, r6, r7, LS
[all...]
H A Dcor_h_vec_opt.s41 ADD r7, r4, r2, LSL #5 @r7 --- p0 = rrixix[track]
45 @r3 --- sign[], r4 --- i, r7 --- p0
72 ADD r8, r7, #32
81 LDRSH r10, [r7], #2 @*p0++
119 ADD r8, r7, #32
128 LDRSH r10, [r7], #2 @*p0++
H A Dpred_lt4_1_opt.s52 @MOV r7, #0 @j = 0
59 @r0 --- exc[] r1 --- x r7 --- j r8 --- ptr2 r5 --- 0x8000
H A Dresidu_asm_opt.s40 LDRH r7, [r0], #2
41 ORR r6, r7, r6, LSL #16 @r6 --- a2, a3
43 LDRH r7, [r0], #2
45 ORR r7, r8, r7, LSL #16 @r7 --- a4, a5
98 SMLATT r12, r7, r2, r12 @i4(4) --- r12 += x[-1] * a4
102 SMLATB r11,r7, r2, r11 @ i3 (4)
103 SMLABB r12,r7, r2, r12 @ i4 (5)
107 SMLATT r4, r7, r
[all...]
H A Dscale_sig_opt.s35 RSB r7, r2, #0 @exp = -exp
59 MOV r5, r6, ASR r7 @L_tmp >>= exp
H A Dsyn_filt_opt.s48 LDRH r7, [r4], #2
57 STRH r7, [r5], #2
66 LDRH r7, [r4], #2
75 STRH r7, [r5], #2
91 LDRSH r7, [r0, #4] @ load a[2]
96 ORR r10, r6, r7, LSL #16 @ -a[2] -- -a[1]
102 LDRSH r7, [r0, #12] @ load a[6]
107 ORR r10, r6, r7, LSL #16 @ -a[6] -- -a[5]
113 LDRSH r7, [r0, #20] @ load a[10]
118 ORR r10, r6, r7, LS
[all...]
/frameworks/av/media/libstagefright/codecs/amrwbenc/src/asm/ARMV7/
H A DDeemph_32_neon.s39 LDRSH r7, [r1], #2 @load x_lo[0]
47 ADD r12, r10, r7, LSL #4 @L_tmp += x_lo[0] << 4
52 LDRSH r7, [r1], #2 @load x_lo[1]
59 ADD r12, r10, r7, LSL #4
70 LDRSH r7, [r1], #2
73 ADD r12, r10, r7, LSL #4
80 LDRSH r7, [r1], #2
84 ADD r12, r10, r7, LSL #4

Completed in 200 milliseconds

123