/external/zlib/src/contrib/iostream3/ |
H A D | zfstream.h | 425 T2 v2); member in class:gzomanip2 451 T2 v2) 452 : func(f), val1(v1), val2(v2)
|
/external/webrtc/src/common_audio/signal_processing/include/ |
H A D | signal_processing_library.h | 169 #define WEBRTC_SPL_MEMCPY_W8(v1, v2, length) \ 170 memcpy(v1, v2, (length) * sizeof(char)) 171 #define WEBRTC_SPL_MEMCPY_W16(v1, v2, length) \ 172 memcpy(v1, v2, (length) * sizeof(WebRtc_Word16)) 174 #define WEBRTC_SPL_MEMMOVE_W16(v1, v2, length) \ 175 memmove(v1, v2, (length) * sizeof(WebRtc_Word16))
|
/external/webrtc/src/system_wrappers/source/ |
H A D | data_log_helpers_unittest.cc | 22 webrtc::ValueContainer<int> v2(c); 25 v2.ToString(&s2); 28 v1 = v2; 37 webrtc::ValueContainer<double> v2(c); 40 v2.ToString(&s2); 43 v1 = v2;
|
/external/valgrind/main/none/tests/s390x/ |
H A D | add.h | 53 unsigned long tmp = s1, v2; \ 64 v2 = (((signed long)((unsigned long)0x##s2 << 56)) >> 56); \ 65 printf(#insn " " #CARRY " + %16.16lX + %16.16lX = %16.16lX (cc=%d)\n", s1, v2, tmp, cc); \
|
H A D | bfp-3.c | 6 void maebr(float v1, float v2, float v3) argument 11 : [r1]"+f"(r1) : [r2]"f"(v2), [r3]"f"(v3)); 12 printf("maebr %f * %f + %f -> %f\n", v2, v3, v1, r1); 15 void madbr(double v1, double v2, double v3) argument 20 : [r1]"+f"(r1) : [r2]"f"(v2), [r3]"f"(v3)); 21 printf("madbr %f * %f + %f -> %f\n", v2, v3, v1, r1); 24 void msebr(float v1, float v2, float v3) argument 29 : [r1]"+f"(r1) : [r2]"f"(v2), [r3]"f"(v3)); 30 printf("msebr %f * %f - %f -> %f\n", v2, v3, v1, r1); 33 void msdbr(double v1, double v2, doubl argument [all...] |
H A D | bfp-4.c | 5 void cebr(float v1, float v2) argument 12 : [psw]"=d"(cc) : [r1]"f"(v1), [r2]"f"(v2) : "cc"); 14 printf("cfebr: %f == %f\n", v1, v2); 16 printf("cfebr: %f < %f\n", v1, v2); 18 printf("cfebr: %f > %f\n", v1, v2); 21 void cdbr(double v1, double v2) argument 28 : [psw]"=d"(cc) : [r1]"f"(v1), [r2]"f"(v2) : "cc"); 30 printf("cdebr: %f == %f\n", v1, v2); 32 printf("cdebr: %f < %f\n", v1, v2); 34 printf("cdebr: %f > %f\n", v1, v2); [all...] |
H A D | comp-1.c | 21 #define SCOMP_REG_REG(insn, v1, v2) \ 25 int64_t op2 = v2; \ 38 #define SCOMP_REG_MEM(insn, v1, v2, op2_t) \ 42 op2_t op2 = v2; \ 55 #define SCOMP_REG_IMM(insn, v1, v2) \ 59 asm volatile( insn(8, v2) \ 66 #insn, op1, (int64_t)v2, cc); \
|
H A D | comp-2.c | 21 #define SCOMP_REG_REG(insn, v1, v2) \ 25 uint64_t op2 = v2; \ 38 #define SCOMP_REG_MEM(insn, v1, v2, op2_t) \ 42 op2_t op2 = v2; \ 55 #define SCOMP_REG_IMM(insn, v1, v2) \ 59 asm volatile( insn(8, v2) \ 66 #insn, op1, (uint64_t)v2, cc); \
|
H A D | dfp-3.c | 27 #define COMPARE(insn, v1, v2, type) \ 30 CMP_DFP(insn, v1, v2, type, cc); \ 46 DFP_VAL_PRINT(v2, type); \
|
H A D | spechelper-algr.c | 24 unsigned long v1, v2; local 29 v1 = v2 = 0; 31 if (branch(0, v1, v2)) ++wrong; else ++ok; 32 if (branch(1, v1, v2)) ++wrong; else ++ok; 33 if (branch(2, v1, v2)) ++wrong; else ++ok; 34 if (branch(3, v1, v2)) ++wrong; else ++ok; 35 if (branch(4, v1, v2)) ++wrong; else ++ok; 36 if (branch(5, v1, v2)) ++wrong; else ++ok; 37 if (branch(6, v1, v2)) ++wrong; else ++ok; 38 if (branch(7, v1, v2)) 57 unsigned long v1, v2; local 91 unsigned long v1, v2; local 127 unsigned long v1, v2; local [all...] |
H A D | spechelper-alr.c | 24 unsigned v1, v2; local 29 v1 = v2 = 0; 31 if (branch(0, v1, v2)) ++wrong; else ++ok; 32 if (branch(1, v1, v2)) ++wrong; else ++ok; 33 if (branch(2, v1, v2)) ++wrong; else ++ok; 34 if (branch(3, v1, v2)) ++wrong; else ++ok; 35 if (branch(4, v1, v2)) ++wrong; else ++ok; 36 if (branch(5, v1, v2)) ++wrong; else ++ok; 37 if (branch(6, v1, v2)) ++wrong; else ++ok; 38 if (branch(7, v1, v2)) 57 unsigned v1, v2; local 91 unsigned v1, v2; local 127 unsigned v1, v2; local [all...] |
H A D | spechelper-clr.c | 22 int wrong, ok, v1, v2; local 26 v1 = v2 = 42; 29 if (branch(0, v1, v2)) ++wrong; else ++ok; 30 if (branch(1, v1, v2)) ++wrong; else ++ok; 31 if (branch(2, v1, v2)) ++wrong; else ++ok; 32 if (branch(3, v1, v2)) ++wrong; else ++ok; 33 if (branch(4, v1, v2)) ++wrong; else ++ok; 34 if (branch(5, v1, v2)) ++wrong; else ++ok; 35 if (branch(6, v1, v2)) ++wrong; else ++ok; 36 if (branch(7, v1, v2)) 55 int wrong, ok, v1, v2; local 88 int wrong, ok, v1, v2; local [all...] |
H A D | spechelper-cr.c | 22 int wrong, ok, v1, v2; local 26 v1 = v2 = 42; 29 if (branch(0, v1, v2)) ++wrong; else ++ok; 30 if (branch(1, v1, v2)) ++wrong; else ++ok; 31 if (branch(2, v1, v2)) ++wrong; else ++ok; 32 if (branch(3, v1, v2)) ++wrong; else ++ok; 33 if (branch(4, v1, v2)) ++wrong; else ++ok; 34 if (branch(5, v1, v2)) ++wrong; else ++ok; 35 if (branch(6, v1, v2)) ++wrong; else ++ok; 36 if (branch(7, v1, v2)) 55 int wrong, ok, v1, v2; local 88 int wrong, ok, v1, v2; local [all...] |
H A D | spechelper-or.c | 22 int wrong, ok, v1, v2; local 26 v1 = v2 = 0; 28 if (branch(0, v1, v2)) ++wrong; else ++ok; 29 if (branch(1, v1, v2)) ++wrong; else ++ok; 30 if (branch(2, v1, v2)) ++wrong; else ++ok; 31 if (branch(3, v1, v2)) ++wrong; else ++ok; 32 if (branch(4, v1, v2)) ++wrong; else ++ok; 33 if (branch(5, v1, v2)) ++wrong; else ++ok; 34 if (branch(6, v1, v2)) ++wrong; else ++ok; 35 if (branch(7, v1, v2)) 54 int wrong, ok, v1, v2; local [all...] |
H A D | spechelper-slgr.c | 28 unsigned long v1, v2; local 33 v1 = v2 = 42; 36 if (branch(0, v1, v2)) ++wrong; else ++ok; 37 if (branch(1, v1, v2)) ++wrong; else ++ok; 38 if (branch(2, v1, v2)) ++ok; else ++wrong; 39 if (branch(3, v1, v2)) ++ok; else ++wrong; 40 if (branch(4, v1, v2)) ++wrong; else ++ok; 41 if (branch(5, v1, v2)) ++wrong; else ++ok; 42 if (branch(6, v1, v2)) ++ok; else ++wrong; 43 if (branch(7, v1, v2)) 62 unsigned long v1, v2; local 98 unsigned long v1, v2; local [all...] |
H A D | spechelper-slr.c | 26 unsigned int v1, v2; local 31 v1 = v2 = 0xffffffff; 34 if (branch(0, v1, v2)) ++wrong; else ++ok; 35 if (branch(1, v1, v2)) ++wrong; else ++ok; 36 if (branch(2, v1, v2)) ++ok; else ++wrong; 37 if (branch(3, v1, v2)) ++ok; else ++wrong; 38 if (branch(4, v1, v2)) ++wrong; else ++ok; 39 if (branch(5, v1, v2)) ++wrong; else ++ok; 40 if (branch(6, v1, v2)) ++ok; else ++wrong; 41 if (branch(7, v1, v2)) 60 unsigned int v1, v2; local 96 unsigned int v1, v2; local [all...] |
/external/valgrind/main/none/tests/x86/ |
H A D | x86locked.c | 209 int o, s, z, a, c, p, v1, v2, flags_in; \ 213 for (v2 = 0; v2 < NVALS; v2++) { \ 230 e_val = val[v2]; \ 297 int o, s, z, a, c, p, v2, flags_in; \ 300 for (v2 = 0; v2 < NVALS; v2++) { \ 316 e_val = val[v2]; \ [all...] |
/external/valgrind/main/none/tests/x86-linux/ |
H A D | sigcontext.c | 47 int v2, v3, v4; local 67 : "=a" (ret), "=d" (v2), "=S" (v3), "=D" (v4) 69 printf("v2=%x v3=%x v4=%x\n", v2, v3, v4); 82 : "=a" (ret), "=d" (v2), "=S" (v3), "=D" (v4) 84 printf("v2=%x v3=%x v4=%x\n", v2, v3, v4);
|
/external/valgrind/main/perf/ |
H A D | tinycc.c | 10980 SValue *v1, *v2; 10983 v2 = vtop; 10986 c2 = (v2->r & (VT_VALMASK | VT_LVAL | VT_SYM)) == VT_CONST; 10988 fc = v2->c.i; 11095 SValue *v1, *v2; 11099 v2 = vtop; 11102 c2 = (v2->r & (VT_VALMASK | VT_LVAL | VT_SYM)) == VT_CONST; 11106 f2 = v2->c.f; 11109 f2 = v2->c.d; 11112 f2 = v2 10978 SValue *v1, *v2; local 11093 SValue *v1, *v2; local 13726 int v1, v2; local [all...] |
/external/webp/src/enc/ |
H A D | quant.c | 839 const int v2 = abs(DCs[5]); local 841 max_v = (v2 > max_v) ? v2 : max_v;
|
/external/valgrind/main/VEX/priv/ |
H A D | guest_amd64_toIR.c | 18475 IRTemp v3, v2, v1, v0; local 18476 v3 = v2 = v1 = v0 = IRTemp_INVALID; 18488 breakupV128to32s( tmp_prod_vec, &v3, &v2, &v1, &v0 ); 18489 assign( prod_vec, mkV128from32s( v3, v1, v2, v0 ) ); [all...] |
H A D | guest_ppc_toIR.c | 1858 IRTemp v2 = newTemp(Ity_V128); local 1867 assign( v2, binop(Iop_ShrV128, result, mkU8(64)) ); 1876 binop(Iop_OrV128, mkexpr(v2), mkexpr(v3)))) 1885 binop(Iop_AndV128, mkexpr(v2), mkexpr(v3))) 6941 /* ppc64 v2.02 spec says mtocrf gives undefined outcome if >
|
H A D | host_ppc_isel.c | 1245 HReg v2 = newVRegV(env); local 1247 addInstr(env, PPCInstr_AvSplat(sz, v2, PPCVI5s_Imm(simm6-16))); 1249 (sz== 8) ? PPCInstr_AvBin8x16(Pav_SUBU, dst, v2, v1) : 1250 (sz==16) ? PPCInstr_AvBin16x8(Pav_SUBU, dst, v2, v1) 1251 : PPCInstr_AvBin32x4(Pav_SUBU, dst, v2, v1) ); 1256 HReg v2 = newVRegV(env); local 1258 addInstr(env, PPCInstr_AvSplat(sz, v2, PPCVI5s_Imm(simm6+16))); 1260 (sz== 8) ? PPCInstr_AvBin8x16(Pav_ADDU, dst, v2, v1) : 1261 (sz==16) ? PPCInstr_AvBin16x8(Pav_ADDU, dst, v2, v1) 1262 : PPCInstr_AvBin32x4(Pav_ADDU, dst, v2, v [all...] |
/external/valgrind/main/VEX/test/ |
H A D | test-amd64.c | 258 #define TEST_JCC(JCC, v1, v2)\ 267 : "r" (v1), "r" (v2));\ 274 : "r" (v1), "r" (v2));\ 281 : "r" (v1), "r" (v2), "m" (one));\ 287 : "r" (v1), "r" (v2), "r" (one));\
|
H A D | test-i386.c | 246 #define TEST_JCC(JCC, v1, v2)\ 255 : "r" (v1), "r" (v2));\ 262 : "r" (v1), "r" (v2));\ 269 : "r" (v1), "r" (v2), "m" (one));\ 275 : "r" (v1), "r" (v2), "r" (1));\
|