ARMBaseInstrInfo.cpp revision 112fb73502d54dd7dd61ae2de24c92d4df181294
131c24bf5b39cc8391d4cfdbf8cf5163975fdb81eJim Grosbach//===- ARMBaseInstrInfo.cpp - ARM Instruction Information -------*- C++ -*-===// 2334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin// 3334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin// The LLVM Compiler Infrastructure 4334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin// 5334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin// This file is distributed under the University of Illinois Open Source 6334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin// License. See LICENSE.TXT for details. 7334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin// 8334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin//===----------------------------------------------------------------------===// 9334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin// 10334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin// This file contains the Base ARM implementation of the TargetInstrInfo class. 11334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin// 12334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin//===----------------------------------------------------------------------===// 13334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 14334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin#include "ARMBaseInstrInfo.h" 15334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin#include "ARM.h" 16d457e6e9a5cd975baf4d1f0578382ab8373e6153Evan Cheng#include "ARMConstantPoolValue.h" 1748575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng#include "ARMHazardRecognizer.h" 18334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin#include "ARMMachineFunctionInfo.h" 19f95215f551949d5e5adfbf4753aa833b9009b77aAnton Korobeynikov#include "ARMRegisterInfo.h" 20ee04a6d3a40c3017124e3fd89a0db473a2824498Evan Cheng#include "MCTargetDesc/ARMAddressingModes.h" 21fdc834046efd427d474e3b899ec69354c05071e0Evan Cheng#include "llvm/Constants.h" 22fdc834046efd427d474e3b899ec69354c05071e0Evan Cheng#include "llvm/Function.h" 23fdc834046efd427d474e3b899ec69354c05071e0Evan Cheng#include "llvm/GlobalValue.h" 24334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin#include "llvm/CodeGen/LiveVariables.h" 25d457e6e9a5cd975baf4d1f0578382ab8373e6153Evan Cheng#include "llvm/CodeGen/MachineConstantPool.h" 26334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin#include "llvm/CodeGen/MachineFrameInfo.h" 27334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin#include "llvm/CodeGen/MachineInstrBuilder.h" 28334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin#include "llvm/CodeGen/MachineJumpTableInfo.h" 29249fb339ad9d4b921a04de738b9c67d27e328bb7Anton Korobeynikov#include "llvm/CodeGen/MachineMemOperand.h" 302457f2c66184e978d4ed8fa9e2128effff26cb0bEvan Cheng#include "llvm/CodeGen/MachineRegisterInfo.h" 31249fb339ad9d4b921a04de738b9c67d27e328bb7Anton Korobeynikov#include "llvm/CodeGen/PseudoSourceValue.h" 32ee04a6d3a40c3017124e3fd89a0db473a2824498Evan Cheng#include "llvm/CodeGen/SelectionDAGNodes.h" 33af76e592c7f9deff0e55c13dbb4a34f07f1c7f64Chris Lattner#include "llvm/MC/MCAsmInfo.h" 34f81b7f6069b27c0a515070dcb392f6828437412fJakub Staszak#include "llvm/Support/BranchProbability.h" 35334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin#include "llvm/Support/CommandLine.h" 36f95215f551949d5e5adfbf4753aa833b9009b77aAnton Korobeynikov#include "llvm/Support/Debug.h" 37c25e7581b9b8088910da31702d4ca21c4734c6d7Torok Edwin#include "llvm/Support/ErrorHandling.h" 3840a5eb18b031fa1a5e9697e21e251e613d441cc5Bill Wendling#include "llvm/ADT/STLExtras.h" 3922fee2dff4c43b551aefa44a96ca74fcade6bfacEvan Cheng 404db3cffe94a5285239cc0056f939c6b74a5ca0b6Evan Cheng#define GET_INSTRINFO_CTOR 4122fee2dff4c43b551aefa44a96ca74fcade6bfacEvan Cheng#include "ARMGenInstrInfo.inc" 4222fee2dff4c43b551aefa44a96ca74fcade6bfacEvan Cheng 43334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwinusing namespace llvm; 44334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 45334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwinstatic cl::opt<bool> 46334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid GoodwinEnableARM3Addr("enable-arm-3-addr-conv", cl::Hidden, 47334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin cl::desc("Enable ARM 2-addr to 3-addr conv")); 48334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 4961545829832ba0375249c42c84843d0b62c8f55fJakob Stoklund Olesenstatic cl::opt<bool> 5061545829832ba0375249c42c84843d0b62c8f55fJakob Stoklund OlesenWidenVMOVS("widen-vmovs", cl::Hidden, 5161545829832ba0375249c42c84843d0b62c8f55fJakob Stoklund Olesen cl::desc("Widen ARM vmovs to vmovd when possible")); 5261545829832ba0375249c42c84843d0b62c8f55fJakob Stoklund Olesen 5348575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng/// ARM_MLxEntry - Record information about MLA / MLS instructions. 5448575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Chengstruct ARM_MLxEntry { 5548575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng unsigned MLxOpc; // MLA / MLS opcode 5648575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng unsigned MulOpc; // Expanded multiplication opcode 5748575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng unsigned AddSubOpc; // Expanded add / sub opcode 5848575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng bool NegAcc; // True if the acc is negated before the add / sub. 5948575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng bool HasLane; // True if instruction has an extra "lane" operand. 6048575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng}; 6148575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng 6248575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Chengstatic const ARM_MLxEntry ARM_MLxTable[] = { 6348575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng // MLxOpc, MulOpc, AddSubOpc, NegAcc, HasLane 6448575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng // fp scalar ops 6548575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng { ARM::VMLAS, ARM::VMULS, ARM::VADDS, false, false }, 6648575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng { ARM::VMLSS, ARM::VMULS, ARM::VSUBS, false, false }, 6748575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng { ARM::VMLAD, ARM::VMULD, ARM::VADDD, false, false }, 6848575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng { ARM::VMLSD, ARM::VMULD, ARM::VSUBD, false, false }, 6948575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng { ARM::VNMLAS, ARM::VNMULS, ARM::VSUBS, true, false }, 7048575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng { ARM::VNMLSS, ARM::VMULS, ARM::VSUBS, true, false }, 7148575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng { ARM::VNMLAD, ARM::VNMULD, ARM::VSUBD, true, false }, 7248575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng { ARM::VNMLSD, ARM::VMULD, ARM::VSUBD, true, false }, 7348575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng 7448575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng // fp SIMD ops 7548575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng { ARM::VMLAfd, ARM::VMULfd, ARM::VADDfd, false, false }, 7648575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng { ARM::VMLSfd, ARM::VMULfd, ARM::VSUBfd, false, false }, 7748575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng { ARM::VMLAfq, ARM::VMULfq, ARM::VADDfq, false, false }, 7848575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng { ARM::VMLSfq, ARM::VMULfq, ARM::VSUBfq, false, false }, 7948575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng { ARM::VMLAslfd, ARM::VMULslfd, ARM::VADDfd, false, true }, 8048575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng { ARM::VMLSslfd, ARM::VMULslfd, ARM::VSUBfd, false, true }, 8148575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng { ARM::VMLAslfq, ARM::VMULslfq, ARM::VADDfq, false, true }, 8248575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng { ARM::VMLSslfq, ARM::VMULslfq, ARM::VSUBfq, false, true }, 8348575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng}; 8448575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng 85f95215f551949d5e5adfbf4753aa833b9009b77aAnton KorobeynikovARMBaseInstrInfo::ARMBaseInstrInfo(const ARMSubtarget& STI) 864db3cffe94a5285239cc0056f939c6b74a5ca0b6Evan Cheng : ARMGenInstrInfo(ARM::ADJCALLSTACKDOWN, ARM::ADJCALLSTACKUP), 87f95215f551949d5e5adfbf4753aa833b9009b77aAnton Korobeynikov Subtarget(STI) { 8848575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng for (unsigned i = 0, e = array_lengthof(ARM_MLxTable); i != e; ++i) { 8948575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng if (!MLxEntryMap.insert(std::make_pair(ARM_MLxTable[i].MLxOpc, i)).second) 9048575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng assert(false && "Duplicated entries?"); 9148575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng MLxHazardOpcodes.insert(ARM_MLxTable[i].AddSubOpc); 9248575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng MLxHazardOpcodes.insert(ARM_MLxTable[i].MulOpc); 9348575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng } 9448575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng} 9548575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng 962da8bc8a5f7705ac131184cd247f48500da0d74eAndrew Trick// Use a ScoreboardHazardRecognizer for prepass ARM scheduling. TargetInstrImpl 972da8bc8a5f7705ac131184cd247f48500da0d74eAndrew Trick// currently defaults to no prepass hazard recognizer. 9848575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan ChengScheduleHazardRecognizer *ARMBaseInstrInfo:: 992da8bc8a5f7705ac131184cd247f48500da0d74eAndrew TrickCreateTargetHazardRecognizer(const TargetMachine *TM, 1002da8bc8a5f7705ac131184cd247f48500da0d74eAndrew Trick const ScheduleDAG *DAG) const { 101c8bfd1d78ff9a307d1d4cb57cce4549b538e60f4Andrew Trick if (usePreRAHazardRecognizer()) { 1022da8bc8a5f7705ac131184cd247f48500da0d74eAndrew Trick const InstrItineraryData *II = TM->getInstrItineraryData(); 1032da8bc8a5f7705ac131184cd247f48500da0d74eAndrew Trick return new ScoreboardHazardRecognizer(II, DAG, "pre-RA-sched"); 1042da8bc8a5f7705ac131184cd247f48500da0d74eAndrew Trick } 1052da8bc8a5f7705ac131184cd247f48500da0d74eAndrew Trick return TargetInstrInfoImpl::CreateTargetHazardRecognizer(TM, DAG); 1062da8bc8a5f7705ac131184cd247f48500da0d74eAndrew Trick} 1072da8bc8a5f7705ac131184cd247f48500da0d74eAndrew Trick 1082da8bc8a5f7705ac131184cd247f48500da0d74eAndrew TrickScheduleHazardRecognizer *ARMBaseInstrInfo:: 1092da8bc8a5f7705ac131184cd247f48500da0d74eAndrew TrickCreateTargetPostRAHazardRecognizer(const InstrItineraryData *II, 1102da8bc8a5f7705ac131184cd247f48500da0d74eAndrew Trick const ScheduleDAG *DAG) const { 11148575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng if (Subtarget.isThumb2() || Subtarget.hasVFP2()) 11248575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng return (ScheduleHazardRecognizer *) 1132da8bc8a5f7705ac131184cd247f48500da0d74eAndrew Trick new ARMHazardRecognizer(II, *this, getRegisterInfo(), Subtarget, DAG); 1142da8bc8a5f7705ac131184cd247f48500da0d74eAndrew Trick return TargetInstrInfoImpl::CreateTargetPostRAHazardRecognizer(II, DAG); 115334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin} 116334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 117334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid GoodwinMachineInstr * 118334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid GoodwinARMBaseInstrInfo::convertToThreeAddress(MachineFunction::iterator &MFI, 119334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin MachineBasicBlock::iterator &MBBI, 120334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin LiveVariables *LV) const { 12178703ddafe3d037f75d8ca188e4829d238289ac3Evan Cheng // FIXME: Thumb2 support. 12278703ddafe3d037f75d8ca188e4829d238289ac3Evan Cheng 123334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin if (!EnableARM3Addr) 124334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin return NULL; 125334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 126334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin MachineInstr *MI = MBBI; 127334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin MachineFunction &MF = *MI->getParent()->getParent(); 12899405df044f2c584242e711cc9023ec90356da82Bruno Cardoso Lopes uint64_t TSFlags = MI->getDesc().TSFlags; 129334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin bool isPre = false; 130334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin switch ((TSFlags & ARMII::IndexModeMask) >> ARMII::IndexModeShift) { 131334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin default: return NULL; 132334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin case ARMII::IndexModePre: 133334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin isPre = true; 134334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin break; 135334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin case ARMII::IndexModePost: 136334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin break; 137334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin } 138334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 139334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin // Try splitting an indexed load/store to an un-indexed one plus an add/sub 140334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin // operation. 141334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin unsigned MemOpc = getUnindexedOpcode(MI->getOpcode()); 142334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin if (MemOpc == 0) 143334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin return NULL; 144334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 145334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin MachineInstr *UpdateMI = NULL; 146334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin MachineInstr *MemMI = NULL; 147334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin unsigned AddrMode = (TSFlags & ARMII::AddrModeMask); 148e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng const MCInstrDesc &MCID = MI->getDesc(); 149e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng unsigned NumOps = MCID.getNumOperands(); 150e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng bool isLoad = !MCID.mayStore(); 151334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin const MachineOperand &WB = isLoad ? MI->getOperand(1) : MI->getOperand(0); 152334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin const MachineOperand &Base = MI->getOperand(2); 153334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin const MachineOperand &Offset = MI->getOperand(NumOps-3); 154334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin unsigned WBReg = WB.getReg(); 155334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin unsigned BaseReg = Base.getReg(); 156334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin unsigned OffReg = Offset.getReg(); 157334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin unsigned OffImm = MI->getOperand(NumOps-2).getImm(); 158334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin ARMCC::CondCodes Pred = (ARMCC::CondCodes)MI->getOperand(NumOps-1).getImm(); 159334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin switch (AddrMode) { 160334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin default: 161334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin assert(false && "Unknown indexed op!"); 162334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin return NULL; 163334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin case ARMII::AddrMode2: { 164334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin bool isSub = ARM_AM::getAM2Op(OffImm) == ARM_AM::sub; 165334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin unsigned Amt = ARM_AM::getAM2Offset(OffImm); 166334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin if (OffReg == 0) { 167e7cbe4118b7ddf05032ff8772a98c51e1637bb5cEvan Cheng if (ARM_AM::getSOImmVal(Amt) == -1) 168334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin // Can't encode it in a so_imm operand. This transformation will 169334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin // add more than 1 instruction. Abandon! 170334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin return NULL; 171334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin UpdateMI = BuildMI(MF, MI->getDebugLoc(), 17278703ddafe3d037f75d8ca188e4829d238289ac3Evan Cheng get(isSub ? ARM::SUBri : ARM::ADDri), WBReg) 173e7cbe4118b7ddf05032ff8772a98c51e1637bb5cEvan Cheng .addReg(BaseReg).addImm(Amt) 174334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin .addImm(Pred).addReg(0).addReg(0); 175334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin } else if (Amt != 0) { 176334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin ARM_AM::ShiftOpc ShOpc = ARM_AM::getAM2ShiftOpc(OffImm); 177334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin unsigned SOOpc = ARM_AM::getSORegOpc(ShOpc, Amt); 178334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin UpdateMI = BuildMI(MF, MI->getDebugLoc(), 17992a202213bb4c20301abf6ab64e46df3695e60bfOwen Anderson get(isSub ? ARM::SUBrsi : ARM::ADDrsi), WBReg) 180334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin .addReg(BaseReg).addReg(OffReg).addReg(0).addImm(SOOpc) 181334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin .addImm(Pred).addReg(0).addReg(0); 182334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin } else 183334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin UpdateMI = BuildMI(MF, MI->getDebugLoc(), 18478703ddafe3d037f75d8ca188e4829d238289ac3Evan Cheng get(isSub ? ARM::SUBrr : ARM::ADDrr), WBReg) 185334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin .addReg(BaseReg).addReg(OffReg) 186334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin .addImm(Pred).addReg(0).addReg(0); 187334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin break; 188334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin } 189334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin case ARMII::AddrMode3 : { 190334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin bool isSub = ARM_AM::getAM3Op(OffImm) == ARM_AM::sub; 191334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin unsigned Amt = ARM_AM::getAM3Offset(OffImm); 192334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin if (OffReg == 0) 193334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin // Immediate is 8-bits. It's guaranteed to fit in a so_imm operand. 194334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin UpdateMI = BuildMI(MF, MI->getDebugLoc(), 19578703ddafe3d037f75d8ca188e4829d238289ac3Evan Cheng get(isSub ? ARM::SUBri : ARM::ADDri), WBReg) 196334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin .addReg(BaseReg).addImm(Amt) 197334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin .addImm(Pred).addReg(0).addReg(0); 198334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin else 199334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin UpdateMI = BuildMI(MF, MI->getDebugLoc(), 20078703ddafe3d037f75d8ca188e4829d238289ac3Evan Cheng get(isSub ? ARM::SUBrr : ARM::ADDrr), WBReg) 201334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin .addReg(BaseReg).addReg(OffReg) 202334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin .addImm(Pred).addReg(0).addReg(0); 203334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin break; 204334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin } 205334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin } 206334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 207334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin std::vector<MachineInstr*> NewMIs; 208334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin if (isPre) { 209334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin if (isLoad) 210334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin MemMI = BuildMI(MF, MI->getDebugLoc(), 211334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin get(MemOpc), MI->getOperand(0).getReg()) 2123e5561247202bae994dd259a2d8dc4eff8f799f3Jim Grosbach .addReg(WBReg).addImm(0).addImm(Pred); 213334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin else 214334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin MemMI = BuildMI(MF, MI->getDebugLoc(), 215334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin get(MemOpc)).addReg(MI->getOperand(1).getReg()) 216334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin .addReg(WBReg).addReg(0).addImm(0).addImm(Pred); 217334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin NewMIs.push_back(MemMI); 218334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin NewMIs.push_back(UpdateMI); 219334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin } else { 220334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin if (isLoad) 221334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin MemMI = BuildMI(MF, MI->getDebugLoc(), 222334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin get(MemOpc), MI->getOperand(0).getReg()) 2233e5561247202bae994dd259a2d8dc4eff8f799f3Jim Grosbach .addReg(BaseReg).addImm(0).addImm(Pred); 224334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin else 225334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin MemMI = BuildMI(MF, MI->getDebugLoc(), 226334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin get(MemOpc)).addReg(MI->getOperand(1).getReg()) 227334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin .addReg(BaseReg).addReg(0).addImm(0).addImm(Pred); 228334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin if (WB.isDead()) 229334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin UpdateMI->getOperand(0).setIsDead(); 230334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin NewMIs.push_back(UpdateMI); 231334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin NewMIs.push_back(MemMI); 232334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin } 233334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 234334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin // Transfer LiveVariables states, kill / dead info. 235334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin if (LV) { 236334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin for (unsigned i = 0, e = MI->getNumOperands(); i != e; ++i) { 237334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin MachineOperand &MO = MI->getOperand(i); 238c9df025e33ac435adb3b3318d237c36ca7cec659Jakob Stoklund Olesen if (MO.isReg() && TargetRegisterInfo::isVirtualRegister(MO.getReg())) { 239334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin unsigned Reg = MO.getReg(); 240334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 241334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin LiveVariables::VarInfo &VI = LV->getVarInfo(Reg); 242334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin if (MO.isDef()) { 243334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin MachineInstr *NewMI = (Reg == WBReg) ? UpdateMI : MemMI; 244334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin if (MO.isDead()) 245334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin LV->addVirtualRegisterDead(Reg, NewMI); 246334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin } 247334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin if (MO.isUse() && MO.isKill()) { 248334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin for (unsigned j = 0; j < 2; ++j) { 249334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin // Look at the two new MI's in reverse order. 250334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin MachineInstr *NewMI = NewMIs[j]; 251334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin if (!NewMI->readsRegister(Reg)) 252334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin continue; 253334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin LV->addVirtualRegisterKilled(Reg, NewMI); 254334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin if (VI.removeKill(MI)) 255334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin VI.Kills.push_back(NewMI); 256334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin break; 257334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin } 258334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin } 259334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin } 260334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin } 261334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin } 262334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 263334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin MFI->insert(MBBI, NewMIs[1]); 264334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin MFI->insert(MBBI, NewMIs[0]); 265334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin return NewMIs[0]; 266334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin} 267334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 268334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin// Branch analysis. 269334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwinbool 270334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid GoodwinARMBaseInstrInfo::AnalyzeBranch(MachineBasicBlock &MBB,MachineBasicBlock *&TBB, 271334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin MachineBasicBlock *&FBB, 272334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin SmallVectorImpl<MachineOperand> &Cond, 273334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin bool AllowModify) const { 274334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin // If the block has no terminators, it just falls into the block after it. 275334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin MachineBasicBlock::iterator I = MBB.end(); 27693d6a7e9c21204c52d6efec6c672163e7de79660Dale Johannesen if (I == MBB.begin()) 27793d6a7e9c21204c52d6efec6c672163e7de79660Dale Johannesen return false; 27893d6a7e9c21204c52d6efec6c672163e7de79660Dale Johannesen --I; 27993d6a7e9c21204c52d6efec6c672163e7de79660Dale Johannesen while (I->isDebugValue()) { 28093d6a7e9c21204c52d6efec6c672163e7de79660Dale Johannesen if (I == MBB.begin()) 28193d6a7e9c21204c52d6efec6c672163e7de79660Dale Johannesen return false; 28293d6a7e9c21204c52d6efec6c672163e7de79660Dale Johannesen --I; 28393d6a7e9c21204c52d6efec6c672163e7de79660Dale Johannesen } 28493d6a7e9c21204c52d6efec6c672163e7de79660Dale Johannesen if (!isUnpredicatedTerminator(I)) 285334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin return false; 286334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 287334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin // Get the last instruction in the block. 288334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin MachineInstr *LastInst = I; 289334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 290334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin // If there is only one terminator instruction, process it. 291334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin unsigned LastOpc = LastInst->getOpcode(); 292334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin if (I == MBB.begin() || !isUnpredicatedTerminator(--I)) { 2935ca53a7ad821613d324e4189ddbb0d468a326146Evan Cheng if (isUncondBranchOpcode(LastOpc)) { 294334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin TBB = LastInst->getOperand(0).getMBB(); 295334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin return false; 296334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin } 2975ca53a7ad821613d324e4189ddbb0d468a326146Evan Cheng if (isCondBranchOpcode(LastOpc)) { 298334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin // Block ends with fall-through condbranch. 299334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin TBB = LastInst->getOperand(0).getMBB(); 300334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin Cond.push_back(LastInst->getOperand(1)); 301334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin Cond.push_back(LastInst->getOperand(2)); 302334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin return false; 303334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin } 304334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin return true; // Can't handle indirect branch. 305334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin } 306334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 307334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin // Get the instruction before it if it is a terminator. 308334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin MachineInstr *SecondLastInst = I; 309108c8724663354050dc09bb1262c3e4511adf82fEvan Cheng unsigned SecondLastOpc = SecondLastInst->getOpcode(); 310108c8724663354050dc09bb1262c3e4511adf82fEvan Cheng 311108c8724663354050dc09bb1262c3e4511adf82fEvan Cheng // If AllowModify is true and the block ends with two or more unconditional 312108c8724663354050dc09bb1262c3e4511adf82fEvan Cheng // branches, delete all but the first unconditional branch. 313108c8724663354050dc09bb1262c3e4511adf82fEvan Cheng if (AllowModify && isUncondBranchOpcode(LastOpc)) { 314108c8724663354050dc09bb1262c3e4511adf82fEvan Cheng while (isUncondBranchOpcode(SecondLastOpc)) { 315108c8724663354050dc09bb1262c3e4511adf82fEvan Cheng LastInst->eraseFromParent(); 316108c8724663354050dc09bb1262c3e4511adf82fEvan Cheng LastInst = SecondLastInst; 317108c8724663354050dc09bb1262c3e4511adf82fEvan Cheng LastOpc = LastInst->getOpcode(); 318676e258366dd17a0b4ee6ac66914237ce181202eEvan Cheng if (I == MBB.begin() || !isUnpredicatedTerminator(--I)) { 319676e258366dd17a0b4ee6ac66914237ce181202eEvan Cheng // Return now the only terminator is an unconditional branch. 320676e258366dd17a0b4ee6ac66914237ce181202eEvan Cheng TBB = LastInst->getOperand(0).getMBB(); 321676e258366dd17a0b4ee6ac66914237ce181202eEvan Cheng return false; 322676e258366dd17a0b4ee6ac66914237ce181202eEvan Cheng } else { 323108c8724663354050dc09bb1262c3e4511adf82fEvan Cheng SecondLastInst = I; 324108c8724663354050dc09bb1262c3e4511adf82fEvan Cheng SecondLastOpc = SecondLastInst->getOpcode(); 325108c8724663354050dc09bb1262c3e4511adf82fEvan Cheng } 326108c8724663354050dc09bb1262c3e4511adf82fEvan Cheng } 327108c8724663354050dc09bb1262c3e4511adf82fEvan Cheng } 328334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 329334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin // If there are three terminators, we don't know what sort of block this is. 330334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin if (SecondLastInst && I != MBB.begin() && isUnpredicatedTerminator(--I)) 331334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin return true; 332334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 3335ca53a7ad821613d324e4189ddbb0d468a326146Evan Cheng // If the block ends with a B and a Bcc, handle it. 3345ca53a7ad821613d324e4189ddbb0d468a326146Evan Cheng if (isCondBranchOpcode(SecondLastOpc) && isUncondBranchOpcode(LastOpc)) { 335334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin TBB = SecondLastInst->getOperand(0).getMBB(); 336334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin Cond.push_back(SecondLastInst->getOperand(1)); 337334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin Cond.push_back(SecondLastInst->getOperand(2)); 338334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin FBB = LastInst->getOperand(0).getMBB(); 339334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin return false; 340334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin } 341334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 342334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin // If the block ends with two unconditional branches, handle it. The second 343334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin // one is not executed, so remove it. 3445ca53a7ad821613d324e4189ddbb0d468a326146Evan Cheng if (isUncondBranchOpcode(SecondLastOpc) && isUncondBranchOpcode(LastOpc)) { 345334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin TBB = SecondLastInst->getOperand(0).getMBB(); 346334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin I = LastInst; 347334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin if (AllowModify) 348334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin I->eraseFromParent(); 349334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin return false; 350334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin } 351334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 352334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin // ...likewise if it ends with a branch table followed by an unconditional 353334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin // branch. The branch folder can create these, and we must get rid of them for 354334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin // correctness of Thumb constant islands. 3558d4de5abfa1bcd974554ea14904ebf7af289e84dBob Wilson if ((isJumpTableBranchOpcode(SecondLastOpc) || 3568d4de5abfa1bcd974554ea14904ebf7af289e84dBob Wilson isIndirectBranchOpcode(SecondLastOpc)) && 3575ca53a7ad821613d324e4189ddbb0d468a326146Evan Cheng isUncondBranchOpcode(LastOpc)) { 358334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin I = LastInst; 359334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin if (AllowModify) 360334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin I->eraseFromParent(); 361334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin return true; 362334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin } 363334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 364334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin // Otherwise, can't handle this. 365334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin return true; 366334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin} 367334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 368334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 369334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwinunsigned ARMBaseInstrInfo::RemoveBranch(MachineBasicBlock &MBB) const { 370334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin MachineBasicBlock::iterator I = MBB.end(); 371334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin if (I == MBB.begin()) return 0; 372334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin --I; 37393d6a7e9c21204c52d6efec6c672163e7de79660Dale Johannesen while (I->isDebugValue()) { 37493d6a7e9c21204c52d6efec6c672163e7de79660Dale Johannesen if (I == MBB.begin()) 37593d6a7e9c21204c52d6efec6c672163e7de79660Dale Johannesen return 0; 37693d6a7e9c21204c52d6efec6c672163e7de79660Dale Johannesen --I; 37793d6a7e9c21204c52d6efec6c672163e7de79660Dale Johannesen } 3785ca53a7ad821613d324e4189ddbb0d468a326146Evan Cheng if (!isUncondBranchOpcode(I->getOpcode()) && 3795ca53a7ad821613d324e4189ddbb0d468a326146Evan Cheng !isCondBranchOpcode(I->getOpcode())) 380334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin return 0; 381334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 382334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin // Remove the branch. 383334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin I->eraseFromParent(); 384334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 385334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin I = MBB.end(); 386334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 387334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin if (I == MBB.begin()) return 1; 388334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin --I; 3895ca53a7ad821613d324e4189ddbb0d468a326146Evan Cheng if (!isCondBranchOpcode(I->getOpcode())) 390334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin return 1; 391334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 392334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin // Remove the branch. 393334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin I->eraseFromParent(); 394334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin return 2; 395334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin} 396334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 397334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwinunsigned 398334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid GoodwinARMBaseInstrInfo::InsertBranch(MachineBasicBlock &MBB, MachineBasicBlock *TBB, 3993bf912593301152b65accb9d9c37a95172f1df5aStuart Hastings MachineBasicBlock *FBB, 4003bf912593301152b65accb9d9c37a95172f1df5aStuart Hastings const SmallVectorImpl<MachineOperand> &Cond, 4013bf912593301152b65accb9d9c37a95172f1df5aStuart Hastings DebugLoc DL) const { 4026495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng ARMFunctionInfo *AFI = MBB.getParent()->getInfo<ARMFunctionInfo>(); 4036495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng int BOpc = !AFI->isThumbFunction() 4046495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng ? ARM::B : (AFI->isThumb2Function() ? ARM::t2B : ARM::tB); 4056495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng int BccOpc = !AFI->isThumbFunction() 4066495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng ? ARM::Bcc : (AFI->isThumb2Function() ? ARM::t2Bcc : ARM::tBcc); 40751f6a7abf27fc92c3d8904c2334feab8b498e8e9Owen Anderson bool isThumb = AFI->isThumbFunction() || AFI->isThumb2Function(); 40851f6a7abf27fc92c3d8904c2334feab8b498e8e9Owen Anderson 409334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin // Shouldn't be a fall through. 410334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin assert(TBB && "InsertBranch must not be told to insert a fallthrough"); 411334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin assert((Cond.size() == 2 || Cond.size() == 0) && 412334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin "ARM branch conditions have two components!"); 413334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 414334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin if (FBB == 0) { 415112fb73502d54dd7dd61ae2de24c92d4df181294Owen Anderson if (Cond.empty()) { // Unconditional branch? 41651f6a7abf27fc92c3d8904c2334feab8b498e8e9Owen Anderson if (isThumb) 41751f6a7abf27fc92c3d8904c2334feab8b498e8e9Owen Anderson BuildMI(&MBB, DL, get(BOpc)).addMBB(TBB).addImm(ARMCC::AL).addReg(0); 41851f6a7abf27fc92c3d8904c2334feab8b498e8e9Owen Anderson else 41951f6a7abf27fc92c3d8904c2334feab8b498e8e9Owen Anderson BuildMI(&MBB, DL, get(BOpc)).addMBB(TBB); 420112fb73502d54dd7dd61ae2de24c92d4df181294Owen Anderson } else 4213bf912593301152b65accb9d9c37a95172f1df5aStuart Hastings BuildMI(&MBB, DL, get(BccOpc)).addMBB(TBB) 422334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin .addImm(Cond[0].getImm()).addReg(Cond[1].getReg()); 423334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin return 1; 424334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin } 425334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 426334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin // Two-way conditional branch. 4273bf912593301152b65accb9d9c37a95172f1df5aStuart Hastings BuildMI(&MBB, DL, get(BccOpc)).addMBB(TBB) 428334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin .addImm(Cond[0].getImm()).addReg(Cond[1].getReg()); 42951f6a7abf27fc92c3d8904c2334feab8b498e8e9Owen Anderson if (isThumb) 43051f6a7abf27fc92c3d8904c2334feab8b498e8e9Owen Anderson BuildMI(&MBB, DL, get(BOpc)).addMBB(FBB).addImm(ARMCC::AL).addReg(0); 43151f6a7abf27fc92c3d8904c2334feab8b498e8e9Owen Anderson else 43251f6a7abf27fc92c3d8904c2334feab8b498e8e9Owen Anderson BuildMI(&MBB, DL, get(BOpc)).addMBB(FBB); 433334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin return 2; 434334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin} 435334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 436334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwinbool ARMBaseInstrInfo:: 437334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid GoodwinReverseBranchCondition(SmallVectorImpl<MachineOperand> &Cond) const { 438334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin ARMCC::CondCodes CC = (ARMCC::CondCodes)(int)Cond[0].getImm(); 439334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin Cond[0].setImm(ARMCC::getOppositeCondition(CC)); 440334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin return false; 441334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin} 442334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 443334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwinbool ARMBaseInstrInfo:: 444334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid GoodwinPredicateInstruction(MachineInstr *MI, 445334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin const SmallVectorImpl<MachineOperand> &Pred) const { 446334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin unsigned Opc = MI->getOpcode(); 4475ca53a7ad821613d324e4189ddbb0d468a326146Evan Cheng if (isUncondBranchOpcode(Opc)) { 4485ca53a7ad821613d324e4189ddbb0d468a326146Evan Cheng MI->setDesc(get(getMatchingCondBranchOpcode(Opc))); 449334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin MI->addOperand(MachineOperand::CreateImm(Pred[0].getImm())); 450334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin MI->addOperand(MachineOperand::CreateReg(Pred[1].getReg(), false)); 451334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin return true; 452334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin } 453334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 454334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin int PIdx = MI->findFirstPredOperandIdx(); 455334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin if (PIdx != -1) { 456334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin MachineOperand &PMO = MI->getOperand(PIdx); 457334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin PMO.setImm(Pred[0].getImm()); 458334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin MI->getOperand(PIdx+1).setReg(Pred[1].getReg()); 459334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin return true; 460334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin } 461334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin return false; 462334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin} 463334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 464334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwinbool ARMBaseInstrInfo:: 465334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid GoodwinSubsumesPredicate(const SmallVectorImpl<MachineOperand> &Pred1, 466334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin const SmallVectorImpl<MachineOperand> &Pred2) const { 467334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin if (Pred1.size() > 2 || Pred2.size() > 2) 468334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin return false; 469334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 470334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin ARMCC::CondCodes CC1 = (ARMCC::CondCodes)Pred1[0].getImm(); 471334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin ARMCC::CondCodes CC2 = (ARMCC::CondCodes)Pred2[0].getImm(); 472334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin if (CC1 == CC2) 473334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin return true; 474334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 475334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin switch (CC1) { 476334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin default: 477334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin return false; 478334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin case ARMCC::AL: 479334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin return true; 480334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin case ARMCC::HS: 481334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin return CC2 == ARMCC::HI; 482334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin case ARMCC::LS: 483334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin return CC2 == ARMCC::LO || CC2 == ARMCC::EQ; 484334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin case ARMCC::GE: 485334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin return CC2 == ARMCC::GT; 486334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin case ARMCC::LE: 487334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin return CC2 == ARMCC::LT; 488334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin } 489334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin} 490334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 491334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwinbool ARMBaseInstrInfo::DefinesPredicate(MachineInstr *MI, 492334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin std::vector<MachineOperand> &Pred) const { 4938fb903604e83dfd63659c919042bf2bfed3c940fEvan Cheng // FIXME: This confuses implicit_def with optional CPSR def. 494e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng const MCInstrDesc &MCID = MI->getDesc(); 495e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng if (!MCID.getImplicitDefs() && !MCID.hasOptionalDef()) 496334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin return false; 497334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 498334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin bool Found = false; 499334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin for (unsigned i = 0, e = MI->getNumOperands(); i != e; ++i) { 500334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin const MachineOperand &MO = MI->getOperand(i); 501334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin if (MO.isReg() && MO.getReg() == ARM::CPSR) { 502334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin Pred.push_back(MO); 503334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin Found = true; 504334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin } 505334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin } 506334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 507334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin return Found; 508334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin} 509334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 510ac0869dc8a7986855c5557cc67d4709600158ef5Evan Cheng/// isPredicable - Return true if the specified instruction can be predicated. 511ac0869dc8a7986855c5557cc67d4709600158ef5Evan Cheng/// By default, this returns true for every instruction with a 512ac0869dc8a7986855c5557cc67d4709600158ef5Evan Cheng/// PredicateOperand. 513ac0869dc8a7986855c5557cc67d4709600158ef5Evan Chengbool ARMBaseInstrInfo::isPredicable(MachineInstr *MI) const { 514e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng const MCInstrDesc &MCID = MI->getDesc(); 515e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng if (!MCID.isPredicable()) 516ac0869dc8a7986855c5557cc67d4709600158ef5Evan Cheng return false; 517ac0869dc8a7986855c5557cc67d4709600158ef5Evan Cheng 518e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng if ((MCID.TSFlags & ARMII::DomainMask) == ARMII::DomainNEON) { 519ac0869dc8a7986855c5557cc67d4709600158ef5Evan Cheng ARMFunctionInfo *AFI = 520ac0869dc8a7986855c5557cc67d4709600158ef5Evan Cheng MI->getParent()->getParent()->getInfo<ARMFunctionInfo>(); 521d7f0810c934a7d13acb28c42d737ce58ec990ea8Evan Cheng return AFI->isThumb2Function(); 522ac0869dc8a7986855c5557cc67d4709600158ef5Evan Cheng } 523ac0869dc8a7986855c5557cc67d4709600158ef5Evan Cheng return true; 524ac0869dc8a7986855c5557cc67d4709600158ef5Evan Cheng} 525334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 52656856b1f46ec1f073ceef4e826c544b8b1691608Chris Lattner/// FIXME: Works around a gcc miscompilation with -fstrict-aliasing. 52719e57025d458d3cb50804fd821fd89b868a819bdChandler CarruthLLVM_ATTRIBUTE_NOINLINE 528334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwinstatic unsigned getNumJTEntries(const std::vector<MachineJumpTableEntry> &JT, 52956856b1f46ec1f073ceef4e826c544b8b1691608Chris Lattner unsigned JTI); 530334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwinstatic unsigned getNumJTEntries(const std::vector<MachineJumpTableEntry> &JT, 531334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin unsigned JTI) { 53256856b1f46ec1f073ceef4e826c544b8b1691608Chris Lattner assert(JTI < JT.size()); 533334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin return JT[JTI].MBBs.size(); 534334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin} 535334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 536334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin/// GetInstSize - Return the size of the specified MachineInstr. 537334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin/// 538334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwinunsigned ARMBaseInstrInfo::GetInstSizeInBytes(const MachineInstr *MI) const { 539334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin const MachineBasicBlock &MBB = *MI->getParent(); 540334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin const MachineFunction *MF = MBB.getParent(); 54133adcfb4d217f5f23d9bde8ba02b8e48f9605fc5Chris Lattner const MCAsmInfo *MAI = MF->getTarget().getMCAsmInfo(); 542334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 543e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng const MCInstrDesc &MCID = MI->getDesc(); 54416884415db751c75f2133bd04921393c792b1158Owen Anderson if (MCID.getSize()) 54516884415db751c75f2133bd04921393c792b1158Owen Anderson return MCID.getSize(); 546334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 547334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin // If this machine instr is an inline asm, measure it. 548334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin if (MI->getOpcode() == ARM::INLINEASM) 54933adcfb4d217f5f23d9bde8ba02b8e48f9605fc5Chris Lattner return getInlineAsmLength(MI->getOperand(0).getSymbolName(), *MAI); 550334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin if (MI->isLabel()) 551334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin return 0; 55216884415db751c75f2133bd04921393c792b1158Owen Anderson unsigned Opc = MI->getOpcode(); 553a0ee862f2e3a0d202244e02459ddcf0dca0e8607Evan Cheng switch (Opc) { 554518bb53485df640d7b7e3f6b0544099020c42aa7Chris Lattner case TargetOpcode::IMPLICIT_DEF: 555518bb53485df640d7b7e3f6b0544099020c42aa7Chris Lattner case TargetOpcode::KILL: 5567431beaba2a01c3fe299c861b2ec85cbf1dc81c4Bill Wendling case TargetOpcode::PROLOG_LABEL: 557518bb53485df640d7b7e3f6b0544099020c42aa7Chris Lattner case TargetOpcode::EH_LABEL: 558375be7730a6f3dee7a6dc319ee6c355a11ac99adDale Johannesen case TargetOpcode::DBG_VALUE: 559334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin return 0; 56053519f015e3e84e9f57b677cc8724805a6009b73Evan Cheng case ARM::MOVi16_ga_pcrel: 56153519f015e3e84e9f57b677cc8724805a6009b73Evan Cheng case ARM::MOVTi16_ga_pcrel: 56253519f015e3e84e9f57b677cc8724805a6009b73Evan Cheng case ARM::t2MOVi16_ga_pcrel: 56353519f015e3e84e9f57b677cc8724805a6009b73Evan Cheng case ARM::t2MOVTi16_ga_pcrel: 5645de5d4b6d0eb3fd379fa571d82f6fa764460b3b8Evan Cheng return 4; 5653c38f96af2a5443d9f72fd078c2c98dd08746e51Jim Grosbach case ARM::MOVi32imm: 5663c38f96af2a5443d9f72fd078c2c98dd08746e51Jim Grosbach case ARM::t2MOVi32imm: 5673c38f96af2a5443d9f72fd078c2c98dd08746e51Jim Grosbach return 8; 568334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin case ARM::CONSTPOOL_ENTRY: 569334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin // If this machine instr is a constant pool entry, its size is recorded as 570334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin // operand #2. 571334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin return MI->getOperand(2).getImm(); 5725eb195153950bc7ebfc30649494a78b2096b5ef8Jim Grosbach case ARM::Int_eh_sjlj_longjmp: 5735eb195153950bc7ebfc30649494a78b2096b5ef8Jim Grosbach return 16; 5745eb195153950bc7ebfc30649494a78b2096b5ef8Jim Grosbach case ARM::tInt_eh_sjlj_longjmp: 5755eb195153950bc7ebfc30649494a78b2096b5ef8Jim Grosbach return 10; 576789476240d6b6f8ad9366cadf790a82bd41bb0b3Evan Cheng case ARM::Int_eh_sjlj_setjmp: 577d100755bab38784703f677b8b8eb174b624b346bJim Grosbach case ARM::Int_eh_sjlj_setjmp_nofp: 5780798eddd07b8dc827a4e6e9028c4c3a8d9444286Jim Grosbach return 20; 579d122874996a6faa8832569b632fd73a32ace7ae7Jim Grosbach case ARM::tInt_eh_sjlj_setjmp: 5805aa1684e5da9a85286bf7d29da419d261a70c2f2Jim Grosbach case ARM::t2Int_eh_sjlj_setjmp: 581d100755bab38784703f677b8b8eb174b624b346bJim Grosbach case ARM::t2Int_eh_sjlj_setjmp_nofp: 5820798eddd07b8dc827a4e6e9028c4c3a8d9444286Jim Grosbach return 12; 583334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin case ARM::BR_JTr: 584334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin case ARM::BR_JTm: 585334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin case ARM::BR_JTadd: 586a0ee862f2e3a0d202244e02459ddcf0dca0e8607Evan Cheng case ARM::tBR_JTr: 587d26b14c34cbcee1448b86b524578fc51cc979023Evan Cheng case ARM::t2BR_JT: 588d092a87ba3f905a6801a0bdf816267329cf0391cJim Grosbach case ARM::t2TBB_JT: 589d092a87ba3f905a6801a0bdf816267329cf0391cJim Grosbach case ARM::t2TBH_JT: { 590334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin // These are jumptable branches, i.e. a branch followed by an inlined 591d26b14c34cbcee1448b86b524578fc51cc979023Evan Cheng // jumptable. The size is 4 + 4 * number of entries. For TBB, each 592d26b14c34cbcee1448b86b524578fc51cc979023Evan Cheng // entry is one byte; TBH two byte each. 593d092a87ba3f905a6801a0bdf816267329cf0391cJim Grosbach unsigned EntrySize = (Opc == ARM::t2TBB_JT) 594d092a87ba3f905a6801a0bdf816267329cf0391cJim Grosbach ? 1 : ((Opc == ARM::t2TBH_JT) ? 2 : 4); 595e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng unsigned NumOps = MCID.getNumOperands(); 596334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin MachineOperand JTOP = 597e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng MI->getOperand(NumOps - (MCID.isPredicable() ? 3 : 2)); 598334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin unsigned JTI = JTOP.getIndex(); 599334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin const MachineJumpTableInfo *MJTI = MF->getJumpTableInfo(); 600b1e803985d3378538ae9cff7eed4102c002d1e22Chris Lattner assert(MJTI != 0); 601334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin const std::vector<MachineJumpTableEntry> &JT = MJTI->getJumpTables(); 602334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin assert(JTI < JT.size()); 603334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin // Thumb instructions are 2 byte aligned, but JT entries are 4 byte 604334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin // 4 aligned. The assembler / linker may add 2 byte padding just before 605334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin // the JT entries. The size does not include this padding; the 606334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin // constant islands pass does separate bookkeeping for it. 607334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin // FIXME: If we know the size of the function is less than (1 << 16) *2 608334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin // bytes, we can use 16-bit entries instead. Then there won't be an 609334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin // alignment issue. 61025f7cfc3cccba6f569f29f79ea533bae960b93c0Evan Cheng unsigned InstSize = (Opc == ARM::tBR_JTr || Opc == ARM::t2BR_JT) ? 2 : 4; 61125f7cfc3cccba6f569f29f79ea533bae960b93c0Evan Cheng unsigned NumEntries = getNumJTEntries(JT, JTI); 612d092a87ba3f905a6801a0bdf816267329cf0391cJim Grosbach if (Opc == ARM::t2TBB_JT && (NumEntries & 1)) 61325f7cfc3cccba6f569f29f79ea533bae960b93c0Evan Cheng // Make sure the instruction that follows TBB is 2-byte aligned. 61425f7cfc3cccba6f569f29f79ea533bae960b93c0Evan Cheng // FIXME: Constant island pass should insert an "ALIGN" instruction 61525f7cfc3cccba6f569f29f79ea533bae960b93c0Evan Cheng // instead. 61625f7cfc3cccba6f569f29f79ea533bae960b93c0Evan Cheng ++NumEntries; 61725f7cfc3cccba6f569f29f79ea533bae960b93c0Evan Cheng return NumEntries * EntrySize + InstSize; 618334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin } 619334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin default: 620334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin // Otherwise, pseudo-instruction sizes are zero. 621334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin return 0; 622334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin } 623334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin return 0; // Not reached 624334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin} 625334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 626ac2736670034e8942939b9fccf8e4618a0bda908Jakob Stoklund Olesenvoid ARMBaseInstrInfo::copyPhysReg(MachineBasicBlock &MBB, 627ac2736670034e8942939b9fccf8e4618a0bda908Jakob Stoklund Olesen MachineBasicBlock::iterator I, DebugLoc DL, 628ac2736670034e8942939b9fccf8e4618a0bda908Jakob Stoklund Olesen unsigned DestReg, unsigned SrcReg, 629ac2736670034e8942939b9fccf8e4618a0bda908Jakob Stoklund Olesen bool KillSrc) const { 630ac2736670034e8942939b9fccf8e4618a0bda908Jakob Stoklund Olesen bool GPRDest = ARM::GPRRegClass.contains(DestReg); 631ac2736670034e8942939b9fccf8e4618a0bda908Jakob Stoklund Olesen bool GPRSrc = ARM::GPRRegClass.contains(SrcReg); 632ac2736670034e8942939b9fccf8e4618a0bda908Jakob Stoklund Olesen 633ac2736670034e8942939b9fccf8e4618a0bda908Jakob Stoklund Olesen if (GPRDest && GPRSrc) { 634ac2736670034e8942939b9fccf8e4618a0bda908Jakob Stoklund Olesen AddDefaultCC(AddDefaultPred(BuildMI(MBB, I, DL, get(ARM::MOVr), DestReg) 635ac2736670034e8942939b9fccf8e4618a0bda908Jakob Stoklund Olesen .addReg(SrcReg, getKillRegState(KillSrc)))); 636ac2736670034e8942939b9fccf8e4618a0bda908Jakob Stoklund Olesen return; 6377bfdca0206f51132b26094c6f83a5ac97ee0f943David Goodwin } 638334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 639ac2736670034e8942939b9fccf8e4618a0bda908Jakob Stoklund Olesen bool SPRDest = ARM::SPRRegClass.contains(DestReg); 640ac2736670034e8942939b9fccf8e4618a0bda908Jakob Stoklund Olesen bool SPRSrc = ARM::SPRRegClass.contains(SrcReg); 641ac2736670034e8942939b9fccf8e4618a0bda908Jakob Stoklund Olesen 642e5038e191db82d4d92fdeec1b5bce5cae21f6d8fChad Rosier unsigned Opc = 0; 643c70c2cafe19d90ee0230cc4257772fe68567f06eJakob Stoklund Olesen if (SPRDest && SPRSrc) { 644ac2736670034e8942939b9fccf8e4618a0bda908Jakob Stoklund Olesen Opc = ARM::VMOVS; 645c70c2cafe19d90ee0230cc4257772fe68567f06eJakob Stoklund Olesen 646c70c2cafe19d90ee0230cc4257772fe68567f06eJakob Stoklund Olesen // An even S-S copy may be feeding a NEON v2f32 instruction being used for 647c70c2cafe19d90ee0230cc4257772fe68567f06eJakob Stoklund Olesen // f32 operations. In that case, it is better to copy the full D-regs with 648c70c2cafe19d90ee0230cc4257772fe68567f06eJakob Stoklund Olesen // a VMOVD since that can be converted to a NEON-domain move by 649c70c2cafe19d90ee0230cc4257772fe68567f06eJakob Stoklund Olesen // NEONMoveFix.cpp. Check that MI is the original COPY instruction, and 650c70c2cafe19d90ee0230cc4257772fe68567f06eJakob Stoklund Olesen // that it really defines the whole D-register. 65161545829832ba0375249c42c84843d0b62c8f55fJakob Stoklund Olesen if (WidenVMOVS && 65261545829832ba0375249c42c84843d0b62c8f55fJakob Stoklund Olesen (DestReg - ARM::S0) % 2 == 0 && (SrcReg - ARM::S0) % 2 == 0 && 653c70c2cafe19d90ee0230cc4257772fe68567f06eJakob Stoklund Olesen I != MBB.end() && I->isCopy() && 654c70c2cafe19d90ee0230cc4257772fe68567f06eJakob Stoklund Olesen I->getOperand(0).getReg() == DestReg && 655c70c2cafe19d90ee0230cc4257772fe68567f06eJakob Stoklund Olesen I->getOperand(1).getReg() == SrcReg) { 656c70c2cafe19d90ee0230cc4257772fe68567f06eJakob Stoklund Olesen // I is pointing to the ortiginal COPY instruction. 657c70c2cafe19d90ee0230cc4257772fe68567f06eJakob Stoklund Olesen // Find the parent D-registers. 658c70c2cafe19d90ee0230cc4257772fe68567f06eJakob Stoklund Olesen const TargetRegisterInfo *TRI = &getRegisterInfo(); 659c70c2cafe19d90ee0230cc4257772fe68567f06eJakob Stoklund Olesen unsigned SrcD = TRI->getMatchingSuperReg(SrcReg, ARM::ssub_0, 660c70c2cafe19d90ee0230cc4257772fe68567f06eJakob Stoklund Olesen &ARM::DPRRegClass); 661c70c2cafe19d90ee0230cc4257772fe68567f06eJakob Stoklund Olesen unsigned DestD = TRI->getMatchingSuperReg(DestReg, ARM::ssub_0, 662c70c2cafe19d90ee0230cc4257772fe68567f06eJakob Stoklund Olesen &ARM::DPRRegClass); 663c70c2cafe19d90ee0230cc4257772fe68567f06eJakob Stoklund Olesen // Be careful to not clobber an INSERT_SUBREG that reads and redefines a 664c70c2cafe19d90ee0230cc4257772fe68567f06eJakob Stoklund Olesen // D-register. There must be an <imp-def> of destD, and no <imp-use>. 665c70c2cafe19d90ee0230cc4257772fe68567f06eJakob Stoklund Olesen if (I->definesRegister(DestD, TRI) && !I->readsRegister(DestD, TRI)) { 666c70c2cafe19d90ee0230cc4257772fe68567f06eJakob Stoklund Olesen Opc = ARM::VMOVD; 667c70c2cafe19d90ee0230cc4257772fe68567f06eJakob Stoklund Olesen SrcReg = SrcD; 668c70c2cafe19d90ee0230cc4257772fe68567f06eJakob Stoklund Olesen DestReg = DestD; 669c70c2cafe19d90ee0230cc4257772fe68567f06eJakob Stoklund Olesen if (KillSrc) 670c70c2cafe19d90ee0230cc4257772fe68567f06eJakob Stoklund Olesen KillSrc = I->killsRegister(SrcReg, TRI); 671c70c2cafe19d90ee0230cc4257772fe68567f06eJakob Stoklund Olesen } 672c70c2cafe19d90ee0230cc4257772fe68567f06eJakob Stoklund Olesen } 673c70c2cafe19d90ee0230cc4257772fe68567f06eJakob Stoklund Olesen } else if (GPRDest && SPRSrc) 674ac2736670034e8942939b9fccf8e4618a0bda908Jakob Stoklund Olesen Opc = ARM::VMOVRS; 675ac2736670034e8942939b9fccf8e4618a0bda908Jakob Stoklund Olesen else if (SPRDest && GPRSrc) 676ac2736670034e8942939b9fccf8e4618a0bda908Jakob Stoklund Olesen Opc = ARM::VMOVSR; 677ac2736670034e8942939b9fccf8e4618a0bda908Jakob Stoklund Olesen else if (ARM::DPRRegClass.contains(DestReg, SrcReg)) 678ac2736670034e8942939b9fccf8e4618a0bda908Jakob Stoklund Olesen Opc = ARM::VMOVD; 679ac2736670034e8942939b9fccf8e4618a0bda908Jakob Stoklund Olesen else if (ARM::QPRRegClass.contains(DestReg, SrcReg)) 68043967a97cf9a296623e1cf5ed643e2f40b7e5766Owen Anderson Opc = ARM::VORRq; 681e5038e191db82d4d92fdeec1b5bce5cae21f6d8fChad Rosier 682e5038e191db82d4d92fdeec1b5bce5cae21f6d8fChad Rosier if (Opc) { 683e5038e191db82d4d92fdeec1b5bce5cae21f6d8fChad Rosier MachineInstrBuilder MIB = BuildMI(MBB, I, DL, get(Opc), DestReg); 68443967a97cf9a296623e1cf5ed643e2f40b7e5766Owen Anderson MIB.addReg(SrcReg, getKillRegState(KillSrc)); 685e5038e191db82d4d92fdeec1b5bce5cae21f6d8fChad Rosier if (Opc == ARM::VORRq) 686e5038e191db82d4d92fdeec1b5bce5cae21f6d8fChad Rosier MIB.addReg(SrcReg, getKillRegState(KillSrc)); 687fea95c6bade86fcfa5bd07efdda9bd902f53be8cChad Rosier AddDefaultPred(MIB); 688e5038e191db82d4d92fdeec1b5bce5cae21f6d8fChad Rosier return; 689e5038e191db82d4d92fdeec1b5bce5cae21f6d8fChad Rosier } 690e5038e191db82d4d92fdeec1b5bce5cae21f6d8fChad Rosier 691fea95c6bade86fcfa5bd07efdda9bd902f53be8cChad Rosier // Generate instructions for VMOVQQ and VMOVQQQQ pseudos in place. 692fea95c6bade86fcfa5bd07efdda9bd902f53be8cChad Rosier if (ARM::QQPRRegClass.contains(DestReg, SrcReg) || 693fea95c6bade86fcfa5bd07efdda9bd902f53be8cChad Rosier ARM::QQQQPRRegClass.contains(DestReg, SrcReg)) { 694e5038e191db82d4d92fdeec1b5bce5cae21f6d8fChad Rosier const TargetRegisterInfo *TRI = &getRegisterInfo(); 695e5038e191db82d4d92fdeec1b5bce5cae21f6d8fChad Rosier assert(ARM::qsub_0 + 3 == ARM::qsub_3 && "Expected contiguous enum."); 696fea95c6bade86fcfa5bd07efdda9bd902f53be8cChad Rosier unsigned EndSubReg = ARM::QQPRRegClass.contains(DestReg, SrcReg) ? 697fea95c6bade86fcfa5bd07efdda9bd902f53be8cChad Rosier ARM::qsub_1 : ARM::qsub_3; 698fea95c6bade86fcfa5bd07efdda9bd902f53be8cChad Rosier for (unsigned i = ARM::qsub_0, e = EndSubReg + 1; i != e; ++i) { 699e5038e191db82d4d92fdeec1b5bce5cae21f6d8fChad Rosier unsigned Dst = TRI->getSubReg(DestReg, i); 700e5038e191db82d4d92fdeec1b5bce5cae21f6d8fChad Rosier unsigned Src = TRI->getSubReg(SrcReg, i); 701e5038e191db82d4d92fdeec1b5bce5cae21f6d8fChad Rosier MachineInstrBuilder Mov = 702e5038e191db82d4d92fdeec1b5bce5cae21f6d8fChad Rosier AddDefaultPred(BuildMI(MBB, I, I->getDebugLoc(), get(ARM::VORRq)) 703e5038e191db82d4d92fdeec1b5bce5cae21f6d8fChad Rosier .addReg(Dst, RegState::Define) 704e5038e191db82d4d92fdeec1b5bce5cae21f6d8fChad Rosier .addReg(Src, getKillRegState(KillSrc)) 705e5038e191db82d4d92fdeec1b5bce5cae21f6d8fChad Rosier .addReg(Src, getKillRegState(KillSrc))); 706fea95c6bade86fcfa5bd07efdda9bd902f53be8cChad Rosier if (i == EndSubReg) { 707e5038e191db82d4d92fdeec1b5bce5cae21f6d8fChad Rosier Mov->addRegisterDefined(DestReg, TRI); 708e5038e191db82d4d92fdeec1b5bce5cae21f6d8fChad Rosier if (KillSrc) 709e5038e191db82d4d92fdeec1b5bce5cae21f6d8fChad Rosier Mov->addRegisterKilled(SrcReg, TRI); 710e5038e191db82d4d92fdeec1b5bce5cae21f6d8fChad Rosier } 711e5038e191db82d4d92fdeec1b5bce5cae21f6d8fChad Rosier } 712e5038e191db82d4d92fdeec1b5bce5cae21f6d8fChad Rosier return; 713e5038e191db82d4d92fdeec1b5bce5cae21f6d8fChad Rosier } 714e5038e191db82d4d92fdeec1b5bce5cae21f6d8fChad Rosier llvm_unreachable("Impossible reg-to-reg copy"); 715334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin} 716334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 717c10b5afbe8138b0fdf3af4ed3e1ddf96cf3cb4cbEvan Chengstatic const 718c10b5afbe8138b0fdf3af4ed3e1ddf96cf3cb4cbEvan ChengMachineInstrBuilder &AddDReg(MachineInstrBuilder &MIB, 719c10b5afbe8138b0fdf3af4ed3e1ddf96cf3cb4cbEvan Cheng unsigned Reg, unsigned SubIdx, unsigned State, 720c10b5afbe8138b0fdf3af4ed3e1ddf96cf3cb4cbEvan Cheng const TargetRegisterInfo *TRI) { 721c10b5afbe8138b0fdf3af4ed3e1ddf96cf3cb4cbEvan Cheng if (!SubIdx) 722c10b5afbe8138b0fdf3af4ed3e1ddf96cf3cb4cbEvan Cheng return MIB.addReg(Reg, State); 723c10b5afbe8138b0fdf3af4ed3e1ddf96cf3cb4cbEvan Cheng 724c10b5afbe8138b0fdf3af4ed3e1ddf96cf3cb4cbEvan Cheng if (TargetRegisterInfo::isPhysicalRegister(Reg)) 725c10b5afbe8138b0fdf3af4ed3e1ddf96cf3cb4cbEvan Cheng return MIB.addReg(TRI->getSubReg(Reg, SubIdx), State); 726c10b5afbe8138b0fdf3af4ed3e1ddf96cf3cb4cbEvan Cheng return MIB.addReg(Reg, State, SubIdx); 727c10b5afbe8138b0fdf3af4ed3e1ddf96cf3cb4cbEvan Cheng} 728c10b5afbe8138b0fdf3af4ed3e1ddf96cf3cb4cbEvan Cheng 729334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwinvoid ARMBaseInstrInfo:: 730334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid GoodwinstoreRegToStackSlot(MachineBasicBlock &MBB, MachineBasicBlock::iterator I, 731334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin unsigned SrcReg, bool isKill, int FI, 732746ad69e088176819981b4b2c5ac8dcd49f5e60eEvan Cheng const TargetRegisterClass *RC, 733746ad69e088176819981b4b2c5ac8dcd49f5e60eEvan Cheng const TargetRegisterInfo *TRI) const { 734c7f3ace20c325521c68335a1689645b43b06ddf0Chris Lattner DebugLoc DL; 735334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin if (I != MBB.end()) DL = I->getDebugLoc(); 736249fb339ad9d4b921a04de738b9c67d27e328bb7Anton Korobeynikov MachineFunction &MF = *MBB.getParent(); 737249fb339ad9d4b921a04de738b9c67d27e328bb7Anton Korobeynikov MachineFrameInfo &MFI = *MF.getFrameInfo(); 73831bc849123011b8eae6bb3c79876d9a3c26a6a1dJim Grosbach unsigned Align = MFI.getObjectAlignment(FI); 739249fb339ad9d4b921a04de738b9c67d27e328bb7Anton Korobeynikov 740249fb339ad9d4b921a04de738b9c67d27e328bb7Anton Korobeynikov MachineMemOperand *MMO = 74159db5496f4fc2ef6111569e542f8b65480ef14c1Chris Lattner MF.getMachineMemOperand(MachinePointerInfo( 74259db5496f4fc2ef6111569e542f8b65480ef14c1Chris Lattner PseudoSourceValue::getFixedStack(FI)), 74359db5496f4fc2ef6111569e542f8b65480ef14c1Chris Lattner MachineMemOperand::MOStore, 744249fb339ad9d4b921a04de738b9c67d27e328bb7Anton Korobeynikov MFI.getObjectSize(FI), 74531bc849123011b8eae6bb3c79876d9a3c26a6a1dJim Grosbach Align); 746334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 747e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson switch (RC->getSize()) { 748e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson case 4: 749e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson if (ARM::GPRRegClass.hasSubClassEq(RC)) { 750e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson AddDefaultPred(BuildMI(MBB, I, DL, get(ARM::STRi12)) 751334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin .addReg(SrcReg, getKillRegState(isKill)) 7527e3383c007f53b3a00675af225e428cb66ddf404Jim Grosbach .addFrameIndex(FI).addImm(0).addMemOperand(MMO)); 753e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson } else if (ARM::SPRRegClass.hasSubClassEq(RC)) { 754e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson AddDefaultPred(BuildMI(MBB, I, DL, get(ARM::VSTRS)) 755d31c5496d7e1580058b5c6fbc8fd537a641ea590Evan Cheng .addReg(SrcReg, getKillRegState(isKill)) 756d31c5496d7e1580058b5c6fbc8fd537a641ea590Evan Cheng .addFrameIndex(FI).addImm(0).addMemOperand(MMO)); 757e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson } else 758e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson llvm_unreachable("Unknown reg class!"); 759e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson break; 760e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson case 8: 761e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson if (ARM::DPRRegClass.hasSubClassEq(RC)) { 762e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson AddDefaultPred(BuildMI(MBB, I, DL, get(ARM::VSTRD)) 763334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin .addReg(SrcReg, getKillRegState(isKill)) 764249fb339ad9d4b921a04de738b9c67d27e328bb7Anton Korobeynikov .addFrameIndex(FI).addImm(0).addMemOperand(MMO)); 765e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson } else 766e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson llvm_unreachable("Unknown reg class!"); 767e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson break; 768e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson case 16: 769e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson if (ARM::QPRRegClass.hasSubClassEq(RC)) { 770e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson if (Align >= 16 && getRegisterInfo().needsStackRealignment(MF)) { 771e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson AddDefaultPred(BuildMI(MBB, I, DL, get(ARM::VST1q64Pseudo)) 772f967ca0eaf30325cabe3c1971bf0dba16cf1b027Bob Wilson .addFrameIndex(FI).addImm(16) 77369b9f9883e10efa266d59a5dd2f4d99de92c6707Evan Cheng .addReg(SrcReg, getKillRegState(isKill)) 77469b9f9883e10efa266d59a5dd2f4d99de92c6707Evan Cheng .addMemOperand(MMO)); 775e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson } else { 776e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson AddDefaultPred(BuildMI(MBB, I, DL, get(ARM::VSTMQIA)) 77769b9f9883e10efa266d59a5dd2f4d99de92c6707Evan Cheng .addReg(SrcReg, getKillRegState(isKill)) 77869b9f9883e10efa266d59a5dd2f4d99de92c6707Evan Cheng .addFrameIndex(FI) 77969b9f9883e10efa266d59a5dd2f4d99de92c6707Evan Cheng .addMemOperand(MMO)); 780e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson } 781e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson } else 782e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson llvm_unreachable("Unknown reg class!"); 783e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson break; 784e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson case 32: 785e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson if (ARM::QQPRRegClass.hasSubClassEq(RC)) { 786e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson if (Align >= 16 && getRegisterInfo().canRealignStack(MF)) { 787e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson // FIXME: It's possible to only store part of the QQ register if the 788e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson // spilled def has a sub-register index. 789e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson AddDefaultPred(BuildMI(MBB, I, DL, get(ARM::VST1d64QPseudo)) 790168f382dc67e5940cabdb28dc933c4f91cdd3137Bob Wilson .addFrameIndex(FI).addImm(16) 791168f382dc67e5940cabdb28dc933c4f91cdd3137Bob Wilson .addReg(SrcReg, getKillRegState(isKill)) 792168f382dc67e5940cabdb28dc933c4f91cdd3137Bob Wilson .addMemOperand(MMO)); 793e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson } else { 794e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson MachineInstrBuilder MIB = 795e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson AddDefaultPred(BuildMI(MBB, I, DL, get(ARM::VSTMDIA)) 79673fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling .addFrameIndex(FI)) 797e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson .addMemOperand(MMO); 798e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson MIB = AddDReg(MIB, SrcReg, ARM::dsub_0, getKillRegState(isKill), TRI); 799e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson MIB = AddDReg(MIB, SrcReg, ARM::dsub_1, 0, TRI); 800e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson MIB = AddDReg(MIB, SrcReg, ARM::dsub_2, 0, TRI); 801e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson AddDReg(MIB, SrcReg, ARM::dsub_3, 0, TRI); 802e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson } 803e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson } else 804e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson llvm_unreachable("Unknown reg class!"); 805e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson break; 806e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson case 64: 807e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson if (ARM::QQQQPRRegClass.hasSubClassEq(RC)) { 808e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson MachineInstrBuilder MIB = 809e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson AddDefaultPred(BuildMI(MBB, I, DL, get(ARM::VSTMDIA)) 810e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson .addFrameIndex(FI)) 811e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson .addMemOperand(MMO); 812e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson MIB = AddDReg(MIB, SrcReg, ARM::dsub_0, getKillRegState(isKill), TRI); 813e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson MIB = AddDReg(MIB, SrcReg, ARM::dsub_1, 0, TRI); 814e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson MIB = AddDReg(MIB, SrcReg, ARM::dsub_2, 0, TRI); 815e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson MIB = AddDReg(MIB, SrcReg, ARM::dsub_3, 0, TRI); 816e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson MIB = AddDReg(MIB, SrcReg, ARM::dsub_4, 0, TRI); 817e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson MIB = AddDReg(MIB, SrcReg, ARM::dsub_5, 0, TRI); 818e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson MIB = AddDReg(MIB, SrcReg, ARM::dsub_6, 0, TRI); 819e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson AddDReg(MIB, SrcReg, ARM::dsub_7, 0, TRI); 820e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson } else 821e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson llvm_unreachable("Unknown reg class!"); 822e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson break; 823e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson default: 824e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson llvm_unreachable("Unknown reg class!"); 825334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin } 826334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin} 827334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 82834327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesenunsigned 82934327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund OlesenARMBaseInstrInfo::isStoreToStackSlot(const MachineInstr *MI, 83034327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen int &FrameIndex) const { 83134327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen switch (MI->getOpcode()) { 83234327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen default: break; 8337e3383c007f53b3a00675af225e428cb66ddf404Jim Grosbach case ARM::STRrs: 83434327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen case ARM::t2STRs: // FIXME: don't use t2STRs to access frame. 83534327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen if (MI->getOperand(1).isFI() && 83634327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen MI->getOperand(2).isReg() && 83734327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen MI->getOperand(3).isImm() && 83834327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen MI->getOperand(2).getReg() == 0 && 83934327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen MI->getOperand(3).getImm() == 0) { 84034327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen FrameIndex = MI->getOperand(1).getIndex(); 84134327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen return MI->getOperand(0).getReg(); 84234327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen } 84334327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen break; 8447e3383c007f53b3a00675af225e428cb66ddf404Jim Grosbach case ARM::STRi12: 84534327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen case ARM::t2STRi12: 84674472b4bf963c424da04f42dffdb94c85ef964bcJim Grosbach case ARM::tSTRspi: 84734327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen case ARM::VSTRD: 84834327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen case ARM::VSTRS: 84934327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen if (MI->getOperand(1).isFI() && 85034327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen MI->getOperand(2).isImm() && 85134327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen MI->getOperand(2).getImm() == 0) { 85234327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen FrameIndex = MI->getOperand(1).getIndex(); 85334327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen return MI->getOperand(0).getReg(); 85434327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen } 85534327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen break; 856d64816a8d04e5b20b7a0628bc1f22607c07e8f69Jakob Stoklund Olesen case ARM::VST1q64Pseudo: 857d64816a8d04e5b20b7a0628bc1f22607c07e8f69Jakob Stoklund Olesen if (MI->getOperand(0).isFI() && 858d64816a8d04e5b20b7a0628bc1f22607c07e8f69Jakob Stoklund Olesen MI->getOperand(2).getSubReg() == 0) { 859d64816a8d04e5b20b7a0628bc1f22607c07e8f69Jakob Stoklund Olesen FrameIndex = MI->getOperand(0).getIndex(); 860d64816a8d04e5b20b7a0628bc1f22607c07e8f69Jakob Stoklund Olesen return MI->getOperand(2).getReg(); 861d64816a8d04e5b20b7a0628bc1f22607c07e8f69Jakob Stoklund Olesen } 86231bbc51ac9245bc82c933c9db8358ca9bb558ac5Jakob Stoklund Olesen break; 86373fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::VSTMQIA: 864d64816a8d04e5b20b7a0628bc1f22607c07e8f69Jakob Stoklund Olesen if (MI->getOperand(1).isFI() && 865d64816a8d04e5b20b7a0628bc1f22607c07e8f69Jakob Stoklund Olesen MI->getOperand(0).getSubReg() == 0) { 866d64816a8d04e5b20b7a0628bc1f22607c07e8f69Jakob Stoklund Olesen FrameIndex = MI->getOperand(1).getIndex(); 867d64816a8d04e5b20b7a0628bc1f22607c07e8f69Jakob Stoklund Olesen return MI->getOperand(0).getReg(); 868d64816a8d04e5b20b7a0628bc1f22607c07e8f69Jakob Stoklund Olesen } 869d64816a8d04e5b20b7a0628bc1f22607c07e8f69Jakob Stoklund Olesen break; 87034327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen } 87134327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen 87234327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen return 0; 87334327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen} 87434327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen 87536ee0e640554b8cc6ad1658fc3049e05d9967160Jakob Stoklund Olesenunsigned ARMBaseInstrInfo::isStoreToStackSlotPostFE(const MachineInstr *MI, 87636ee0e640554b8cc6ad1658fc3049e05d9967160Jakob Stoklund Olesen int &FrameIndex) const { 87736ee0e640554b8cc6ad1658fc3049e05d9967160Jakob Stoklund Olesen const MachineMemOperand *Dummy; 87836ee0e640554b8cc6ad1658fc3049e05d9967160Jakob Stoklund Olesen return MI->getDesc().mayStore() && hasStoreToStackSlot(MI, Dummy, FrameIndex); 87936ee0e640554b8cc6ad1658fc3049e05d9967160Jakob Stoklund Olesen} 88036ee0e640554b8cc6ad1658fc3049e05d9967160Jakob Stoklund Olesen 881334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwinvoid ARMBaseInstrInfo:: 882334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid GoodwinloadRegFromStackSlot(MachineBasicBlock &MBB, MachineBasicBlock::iterator I, 883334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin unsigned DestReg, int FI, 884746ad69e088176819981b4b2c5ac8dcd49f5e60eEvan Cheng const TargetRegisterClass *RC, 885746ad69e088176819981b4b2c5ac8dcd49f5e60eEvan Cheng const TargetRegisterInfo *TRI) const { 886c7f3ace20c325521c68335a1689645b43b06ddf0Chris Lattner DebugLoc DL; 887334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin if (I != MBB.end()) DL = I->getDebugLoc(); 888249fb339ad9d4b921a04de738b9c67d27e328bb7Anton Korobeynikov MachineFunction &MF = *MBB.getParent(); 889249fb339ad9d4b921a04de738b9c67d27e328bb7Anton Korobeynikov MachineFrameInfo &MFI = *MF.getFrameInfo(); 89031bc849123011b8eae6bb3c79876d9a3c26a6a1dJim Grosbach unsigned Align = MFI.getObjectAlignment(FI); 891249fb339ad9d4b921a04de738b9c67d27e328bb7Anton Korobeynikov MachineMemOperand *MMO = 89259db5496f4fc2ef6111569e542f8b65480ef14c1Chris Lattner MF.getMachineMemOperand( 89359db5496f4fc2ef6111569e542f8b65480ef14c1Chris Lattner MachinePointerInfo(PseudoSourceValue::getFixedStack(FI)), 89459db5496f4fc2ef6111569e542f8b65480ef14c1Chris Lattner MachineMemOperand::MOLoad, 895249fb339ad9d4b921a04de738b9c67d27e328bb7Anton Korobeynikov MFI.getObjectSize(FI), 89631bc849123011b8eae6bb3c79876d9a3c26a6a1dJim Grosbach Align); 897334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 898e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson switch (RC->getSize()) { 899e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson case 4: 900e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson if (ARM::GPRRegClass.hasSubClassEq(RC)) { 901e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson AddDefaultPred(BuildMI(MBB, I, DL, get(ARM::LDRi12), DestReg) 9023e5561247202bae994dd259a2d8dc4eff8f799f3Jim Grosbach .addFrameIndex(FI).addImm(0).addMemOperand(MMO)); 903e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson 904e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson } else if (ARM::SPRRegClass.hasSubClassEq(RC)) { 905e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson AddDefaultPred(BuildMI(MBB, I, DL, get(ARM::VLDRS), DestReg) 906d31c5496d7e1580058b5c6fbc8fd537a641ea590Evan Cheng .addFrameIndex(FI).addImm(0).addMemOperand(MMO)); 907e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson } else 908e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson llvm_unreachable("Unknown reg class!"); 909ebe99b2c198ec08c5e4a032ec0afb0345c747706Bob Wilson break; 910e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson case 8: 911e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson if (ARM::DPRRegClass.hasSubClassEq(RC)) { 912e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson AddDefaultPred(BuildMI(MBB, I, DL, get(ARM::VLDRD), DestReg) 913249fb339ad9d4b921a04de738b9c67d27e328bb7Anton Korobeynikov .addFrameIndex(FI).addImm(0).addMemOperand(MMO)); 914e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson } else 915e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson llvm_unreachable("Unknown reg class!"); 916ebe99b2c198ec08c5e4a032ec0afb0345c747706Bob Wilson break; 917e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson case 16: 918e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson if (ARM::QPRRegClass.hasSubClassEq(RC)) { 919e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson if (Align >= 16 && getRegisterInfo().needsStackRealignment(MF)) { 920e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson AddDefaultPred(BuildMI(MBB, I, DL, get(ARM::VLD1q64Pseudo), DestReg) 921f967ca0eaf30325cabe3c1971bf0dba16cf1b027Bob Wilson .addFrameIndex(FI).addImm(16) 92269b9f9883e10efa266d59a5dd2f4d99de92c6707Evan Cheng .addMemOperand(MMO)); 923e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson } else { 924e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson AddDefaultPred(BuildMI(MBB, I, DL, get(ARM::VLDMQIA), DestReg) 925e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson .addFrameIndex(FI) 926e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson .addMemOperand(MMO)); 927e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson } 928e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson } else 929e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson llvm_unreachable("Unknown reg class!"); 930ebe99b2c198ec08c5e4a032ec0afb0345c747706Bob Wilson break; 931e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson case 32: 932e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson if (ARM::QQPRRegClass.hasSubClassEq(RC)) { 933e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson if (Align >= 16 && getRegisterInfo().canRealignStack(MF)) { 934e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson AddDefaultPred(BuildMI(MBB, I, DL, get(ARM::VLD1d64QPseudo), DestReg) 935168f382dc67e5940cabdb28dc933c4f91cdd3137Bob Wilson .addFrameIndex(FI).addImm(16) 936168f382dc67e5940cabdb28dc933c4f91cdd3137Bob Wilson .addMemOperand(MMO)); 937e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson } else { 938e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson MachineInstrBuilder MIB = 93973fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling AddDefaultPred(BuildMI(MBB, I, DL, get(ARM::VLDMDIA)) 94073fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling .addFrameIndex(FI)) 941e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson .addMemOperand(MMO); 942e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson MIB = AddDReg(MIB, DestReg, ARM::dsub_0, RegState::Define, TRI); 943e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson MIB = AddDReg(MIB, DestReg, ARM::dsub_1, RegState::Define, TRI); 944e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson MIB = AddDReg(MIB, DestReg, ARM::dsub_2, RegState::Define, TRI); 945ac3656ed7a67eaacb8d2c62e1841ed4df799f72aJakob Stoklund Olesen MIB = AddDReg(MIB, DestReg, ARM::dsub_3, RegState::Define, TRI); 946ac3656ed7a67eaacb8d2c62e1841ed4df799f72aJakob Stoklund Olesen MIB.addReg(DestReg, RegState::Define | RegState::Implicit); 947e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson } 948e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson } else 949e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson llvm_unreachable("Unknown reg class!"); 950ebe99b2c198ec08c5e4a032ec0afb0345c747706Bob Wilson break; 951e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson case 64: 952e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson if (ARM::QQQQPRRegClass.hasSubClassEq(RC)) { 953e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson MachineInstrBuilder MIB = 95473fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling AddDefaultPred(BuildMI(MBB, I, DL, get(ARM::VLDMDIA)) 95573fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling .addFrameIndex(FI)) 956e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson .addMemOperand(MMO); 957e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson MIB = AddDReg(MIB, DestReg, ARM::dsub_0, RegState::Define, TRI); 958e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson MIB = AddDReg(MIB, DestReg, ARM::dsub_1, RegState::Define, TRI); 959e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson MIB = AddDReg(MIB, DestReg, ARM::dsub_2, RegState::Define, TRI); 960e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson MIB = AddDReg(MIB, DestReg, ARM::dsub_3, RegState::Define, TRI); 961e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson MIB = AddDReg(MIB, DestReg, ARM::dsub_4, RegState::Define, TRI); 962e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson MIB = AddDReg(MIB, DestReg, ARM::dsub_5, RegState::Define, TRI); 963e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson MIB = AddDReg(MIB, DestReg, ARM::dsub_6, RegState::Define, TRI); 964ac3656ed7a67eaacb8d2c62e1841ed4df799f72aJakob Stoklund Olesen MIB = AddDReg(MIB, DestReg, ARM::dsub_7, RegState::Define, TRI); 965ac3656ed7a67eaacb8d2c62e1841ed4df799f72aJakob Stoklund Olesen MIB.addReg(DestReg, RegState::Define | RegState::Implicit); 966e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson } else 967e66ef2d5f54391e53d2c0febb1ef854d060716f0Owen Anderson llvm_unreachable("Unknown reg class!"); 968ebe99b2c198ec08c5e4a032ec0afb0345c747706Bob Wilson break; 969ebe99b2c198ec08c5e4a032ec0afb0345c747706Bob Wilson default: 970ebe99b2c198ec08c5e4a032ec0afb0345c747706Bob Wilson llvm_unreachable("Unknown regclass!"); 971334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin } 972334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin} 973334c26473bba3ad8b88341bb0d25d0ac2008bb8dDavid Goodwin 97434327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesenunsigned 97534327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund OlesenARMBaseInstrInfo::isLoadFromStackSlot(const MachineInstr *MI, 97634327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen int &FrameIndex) const { 97734327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen switch (MI->getOpcode()) { 97834327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen default: break; 9793e5561247202bae994dd259a2d8dc4eff8f799f3Jim Grosbach case ARM::LDRrs: 98034327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen case ARM::t2LDRs: // FIXME: don't use t2LDRs to access frame. 98134327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen if (MI->getOperand(1).isFI() && 98234327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen MI->getOperand(2).isReg() && 98334327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen MI->getOperand(3).isImm() && 98434327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen MI->getOperand(2).getReg() == 0 && 98534327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen MI->getOperand(3).getImm() == 0) { 98634327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen FrameIndex = MI->getOperand(1).getIndex(); 98734327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen return MI->getOperand(0).getReg(); 98834327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen } 98934327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen break; 9903e5561247202bae994dd259a2d8dc4eff8f799f3Jim Grosbach case ARM::LDRi12: 99134327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen case ARM::t2LDRi12: 99274472b4bf963c424da04f42dffdb94c85ef964bcJim Grosbach case ARM::tLDRspi: 99334327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen case ARM::VLDRD: 99434327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen case ARM::VLDRS: 99534327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen if (MI->getOperand(1).isFI() && 99634327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen MI->getOperand(2).isImm() && 99734327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen MI->getOperand(2).getImm() == 0) { 99834327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen FrameIndex = MI->getOperand(1).getIndex(); 999d64816a8d04e5b20b7a0628bc1f22607c07e8f69Jakob Stoklund Olesen return MI->getOperand(0).getReg(); 1000d64816a8d04e5b20b7a0628bc1f22607c07e8f69Jakob Stoklund Olesen } 1001d64816a8d04e5b20b7a0628bc1f22607c07e8f69Jakob Stoklund Olesen break; 1002d64816a8d04e5b20b7a0628bc1f22607c07e8f69Jakob Stoklund Olesen case ARM::VLD1q64Pseudo: 1003d64816a8d04e5b20b7a0628bc1f22607c07e8f69Jakob Stoklund Olesen if (MI->getOperand(1).isFI() && 1004d64816a8d04e5b20b7a0628bc1f22607c07e8f69Jakob Stoklund Olesen MI->getOperand(0).getSubReg() == 0) { 1005d64816a8d04e5b20b7a0628bc1f22607c07e8f69Jakob Stoklund Olesen FrameIndex = MI->getOperand(1).getIndex(); 100606f264e504d75f0426eea55b9f9e36c780d8a4fcJakob Stoklund Olesen return MI->getOperand(0).getReg(); 100706f264e504d75f0426eea55b9f9e36c780d8a4fcJakob Stoklund Olesen } 100806f264e504d75f0426eea55b9f9e36c780d8a4fcJakob Stoklund Olesen break; 100973fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::VLDMQIA: 101006f264e504d75f0426eea55b9f9e36c780d8a4fcJakob Stoklund Olesen if (MI->getOperand(1).isFI() && 101106f264e504d75f0426eea55b9f9e36c780d8a4fcJakob Stoklund Olesen MI->getOperand(0).getSubReg() == 0) { 101206f264e504d75f0426eea55b9f9e36c780d8a4fcJakob Stoklund Olesen FrameIndex = MI->getOperand(1).getIndex(); 101334327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen return MI->getOperand(0).getReg(); 101434327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen } 101534327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen break; 101634327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen } 101734327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen 101834327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen return 0; 101934327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen} 102034327856d92d027733524b9418bd188a9e8db5dbJakob Stoklund Olesen 102136ee0e640554b8cc6ad1658fc3049e05d9967160Jakob Stoklund Olesenunsigned ARMBaseInstrInfo::isLoadFromStackSlotPostFE(const MachineInstr *MI, 102236ee0e640554b8cc6ad1658fc3049e05d9967160Jakob Stoklund Olesen int &FrameIndex) const { 102336ee0e640554b8cc6ad1658fc3049e05d9967160Jakob Stoklund Olesen const MachineMemOperand *Dummy; 102436ee0e640554b8cc6ad1658fc3049e05d9967160Jakob Stoklund Olesen return MI->getDesc().mayLoad() && hasLoadFromStackSlot(MI, Dummy, FrameIndex); 102536ee0e640554b8cc6ad1658fc3049e05d9967160Jakob Stoklund Olesen} 102636ee0e640554b8cc6ad1658fc3049e05d9967160Jakob Stoklund Olesen 102762b50656ceb854eb0be265d63b2a1d46e7400d8aEvan ChengMachineInstr* 102862b50656ceb854eb0be265d63b2a1d46e7400d8aEvan ChengARMBaseInstrInfo::emitFrameIndexDebugValue(MachineFunction &MF, 10298601a3d4decff0a380e059b037dabf71075497d3Evan Cheng int FrameIx, uint64_t Offset, 103062b50656ceb854eb0be265d63b2a1d46e7400d8aEvan Cheng const MDNode *MDPtr, 103162b50656ceb854eb0be265d63b2a1d46e7400d8aEvan Cheng DebugLoc DL) const { 103262b50656ceb854eb0be265d63b2a1d46e7400d8aEvan Cheng MachineInstrBuilder MIB = BuildMI(MF, DL, get(ARM::DBG_VALUE)) 103362b50656ceb854eb0be265d63b2a1d46e7400d8aEvan Cheng .addFrameIndex(FrameIx).addImm(0).addImm(Offset).addMetadata(MDPtr); 103462b50656ceb854eb0be265d63b2a1d46e7400d8aEvan Cheng return &*MIB; 103562b50656ceb854eb0be265d63b2a1d46e7400d8aEvan Cheng} 103662b50656ceb854eb0be265d63b2a1d46e7400d8aEvan Cheng 103730ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen/// Create a copy of a const pool value. Update CPI to the new index and return 103830ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen/// the label UID. 103930ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesenstatic unsigned duplicateCPV(MachineFunction &MF, unsigned &CPI) { 104030ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen MachineConstantPool *MCP = MF.getConstantPool(); 104130ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen ARMFunctionInfo *AFI = MF.getInfo<ARMFunctionInfo>(); 104230ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen 104330ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen const MachineConstantPoolEntry &MCPE = MCP->getConstants()[CPI]; 104430ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen assert(MCPE.isMachineConstantPoolEntry() && 104530ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen "Expecting a machine constantpool entry!"); 104630ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen ARMConstantPoolValue *ACPV = 104730ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen static_cast<ARMConstantPoolValue*>(MCPE.Val.MachineCPVal); 104830ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen 10495de5d4b6d0eb3fd379fa571d82f6fa764460b3b8Evan Cheng unsigned PCLabelId = AFI->createPICLabelUId(); 105030ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen ARMConstantPoolValue *NewCPV = 0; 105151f5b67395780b8421f4aa6ee998ed51b23dae9dJim Grosbach // FIXME: The below assumes PIC relocation model and that the function 105251f5b67395780b8421f4aa6ee998ed51b23dae9dJim Grosbach // is Thumb mode (t1 or t2). PCAdjustment would be 8 for ARM mode PIC, and 105351f5b67395780b8421f4aa6ee998ed51b23dae9dJim Grosbach // zero for non-PIC in ARM or Thumb. The callers are all of thumb LDR 105451f5b67395780b8421f4aa6ee998ed51b23dae9dJim Grosbach // instructions, so that's probably OK, but is PIC always correct when 105551f5b67395780b8421f4aa6ee998ed51b23dae9dJim Grosbach // we get here? 105630ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen if (ACPV->isGlobalValue()) 105730ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen NewCPV = new ARMConstantPoolValue(ACPV->getGV(), PCLabelId, 105830ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen ARMCP::CPValue, 4); 105930ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen else if (ACPV->isExtSymbol()) 106030ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen NewCPV = new ARMConstantPoolValue(MF.getFunction()->getContext(), 106130ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen ACPV->getSymbol(), PCLabelId, 4); 106230ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen else if (ACPV->isBlockAddress()) 106330ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen NewCPV = new ARMConstantPoolValue(ACPV->getBlockAddress(), PCLabelId, 106430ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen ARMCP::CPBlockAddress, 4); 106551f5b67395780b8421f4aa6ee998ed51b23dae9dJim Grosbach else if (ACPV->isLSDA()) 106651f5b67395780b8421f4aa6ee998ed51b23dae9dJim Grosbach NewCPV = new ARMConstantPoolValue(MF.getFunction(), PCLabelId, 106751f5b67395780b8421f4aa6ee998ed51b23dae9dJim Grosbach ARMCP::CPLSDA, 4); 106830ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen else 106930ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen llvm_unreachable("Unexpected ARM constantpool value type!!"); 107030ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen CPI = MCP->getConstantPoolIndex(NewCPV, MCPE.getAlignment()); 107130ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen return PCLabelId; 107230ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen} 107330ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen 1074fdc834046efd427d474e3b899ec69354c05071e0Evan Chengvoid ARMBaseInstrInfo:: 1075fdc834046efd427d474e3b899ec69354c05071e0Evan ChengreMaterialize(MachineBasicBlock &MBB, 1076fdc834046efd427d474e3b899ec69354c05071e0Evan Cheng MachineBasicBlock::iterator I, 1077fdc834046efd427d474e3b899ec69354c05071e0Evan Cheng unsigned DestReg, unsigned SubIdx, 1078d57cdd5683ea926e489067364fb7ffe5fd5d35eeEvan Cheng const MachineInstr *Orig, 10799edf7deb37f0f97664f279040fa15d89f32e23d9Jakob Stoklund Olesen const TargetRegisterInfo &TRI) const { 1080fdc834046efd427d474e3b899ec69354c05071e0Evan Cheng unsigned Opcode = Orig->getOpcode(); 1081fdc834046efd427d474e3b899ec69354c05071e0Evan Cheng switch (Opcode) { 1082fdc834046efd427d474e3b899ec69354c05071e0Evan Cheng default: { 1083fdc834046efd427d474e3b899ec69354c05071e0Evan Cheng MachineInstr *MI = MBB.getParent()->CloneMachineInstr(Orig); 10849edf7deb37f0f97664f279040fa15d89f32e23d9Jakob Stoklund Olesen MI->substituteRegister(Orig->getOperand(0).getReg(), DestReg, SubIdx, TRI); 1085fdc834046efd427d474e3b899ec69354c05071e0Evan Cheng MBB.insert(I, MI); 1086fdc834046efd427d474e3b899ec69354c05071e0Evan Cheng break; 1087fdc834046efd427d474e3b899ec69354c05071e0Evan Cheng } 1088fdc834046efd427d474e3b899ec69354c05071e0Evan Cheng case ARM::tLDRpci_pic: 1089fdc834046efd427d474e3b899ec69354c05071e0Evan Cheng case ARM::t2LDRpci_pic: { 1090fdc834046efd427d474e3b899ec69354c05071e0Evan Cheng MachineFunction &MF = *MBB.getParent(); 1091fdc834046efd427d474e3b899ec69354c05071e0Evan Cheng unsigned CPI = Orig->getOperand(1).getIndex(); 109230ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen unsigned PCLabelId = duplicateCPV(MF, CPI); 1093fdc834046efd427d474e3b899ec69354c05071e0Evan Cheng MachineInstrBuilder MIB = BuildMI(MBB, I, Orig->getDebugLoc(), get(Opcode), 1094fdc834046efd427d474e3b899ec69354c05071e0Evan Cheng DestReg) 1095fdc834046efd427d474e3b899ec69354c05071e0Evan Cheng .addConstantPoolIndex(CPI).addImm(PCLabelId); 1096d7d030a44796adc73a6eaa939cd17e52047734c1Chris Lattner MIB->setMemRefs(Orig->memoperands_begin(), Orig->memoperands_end()); 1097fdc834046efd427d474e3b899ec69354c05071e0Evan Cheng break; 1098fdc834046efd427d474e3b899ec69354c05071e0Evan Cheng } 1099fdc834046efd427d474e3b899ec69354c05071e0Evan Cheng } 1100fdc834046efd427d474e3b899ec69354c05071e0Evan Cheng} 1101fdc834046efd427d474e3b899ec69354c05071e0Evan Cheng 110230ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund OlesenMachineInstr * 110330ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund OlesenARMBaseInstrInfo::duplicate(MachineInstr *Orig, MachineFunction &MF) const { 110430ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen MachineInstr *MI = TargetInstrInfoImpl::duplicate(Orig, MF); 110530ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen switch(Orig->getOpcode()) { 110630ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen case ARM::tLDRpci_pic: 110730ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen case ARM::t2LDRpci_pic: { 110830ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen unsigned CPI = Orig->getOperand(1).getIndex(); 110930ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen unsigned PCLabelId = duplicateCPV(MF, CPI); 111030ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen Orig->getOperand(1).setIndex(CPI); 111130ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen Orig->getOperand(2).setImm(PCLabelId); 111230ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen break; 111330ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen } 111430ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen } 111530ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen return MI; 111630ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen} 111730ac0467ced4627a9b84d8a1d3ca5e8706ddad63Jakob Stoklund Olesen 1118506049f29f4f202a8e45feb916cc0264440a7f6dEvan Chengbool ARMBaseInstrInfo::produceSameValue(const MachineInstr *MI0, 11199fe2009956fc40f3aea46fb3c38dcfb61c4aca46Evan Cheng const MachineInstr *MI1, 11209fe2009956fc40f3aea46fb3c38dcfb61c4aca46Evan Cheng const MachineRegisterInfo *MRI) const { 1121d457e6e9a5cd975baf4d1f0578382ab8373e6153Evan Cheng int Opcode = MI0->getOpcode(); 1122d7e3cc840b81b0438e47f05d9664137a198876dfEvan Cheng if (Opcode == ARM::t2LDRpci || 11239b82425cb0105fd5704f6b9bcd5e7693b05b1759Evan Cheng Opcode == ARM::t2LDRpci_pic || 11249b82425cb0105fd5704f6b9bcd5e7693b05b1759Evan Cheng Opcode == ARM::tLDRpci || 11259fe2009956fc40f3aea46fb3c38dcfb61c4aca46Evan Cheng Opcode == ARM::tLDRpci_pic || 112653519f015e3e84e9f57b677cc8724805a6009b73Evan Cheng Opcode == ARM::MOV_ga_dyn || 112753519f015e3e84e9f57b677cc8724805a6009b73Evan Cheng Opcode == ARM::MOV_ga_pcrel || 112853519f015e3e84e9f57b677cc8724805a6009b73Evan Cheng Opcode == ARM::MOV_ga_pcrel_ldr || 112953519f015e3e84e9f57b677cc8724805a6009b73Evan Cheng Opcode == ARM::t2MOV_ga_dyn || 113053519f015e3e84e9f57b677cc8724805a6009b73Evan Cheng Opcode == ARM::t2MOV_ga_pcrel) { 1131d457e6e9a5cd975baf4d1f0578382ab8373e6153Evan Cheng if (MI1->getOpcode() != Opcode) 1132d457e6e9a5cd975baf4d1f0578382ab8373e6153Evan Cheng return false; 1133d457e6e9a5cd975baf4d1f0578382ab8373e6153Evan Cheng if (MI0->getNumOperands() != MI1->getNumOperands()) 1134d457e6e9a5cd975baf4d1f0578382ab8373e6153Evan Cheng return false; 1135d457e6e9a5cd975baf4d1f0578382ab8373e6153Evan Cheng 1136d457e6e9a5cd975baf4d1f0578382ab8373e6153Evan Cheng const MachineOperand &MO0 = MI0->getOperand(1); 1137d457e6e9a5cd975baf4d1f0578382ab8373e6153Evan Cheng const MachineOperand &MO1 = MI1->getOperand(1); 1138d457e6e9a5cd975baf4d1f0578382ab8373e6153Evan Cheng if (MO0.getOffset() != MO1.getOffset()) 1139d457e6e9a5cd975baf4d1f0578382ab8373e6153Evan Cheng return false; 1140d457e6e9a5cd975baf4d1f0578382ab8373e6153Evan Cheng 114153519f015e3e84e9f57b677cc8724805a6009b73Evan Cheng if (Opcode == ARM::MOV_ga_dyn || 114253519f015e3e84e9f57b677cc8724805a6009b73Evan Cheng Opcode == ARM::MOV_ga_pcrel || 114353519f015e3e84e9f57b677cc8724805a6009b73Evan Cheng Opcode == ARM::MOV_ga_pcrel_ldr || 114453519f015e3e84e9f57b677cc8724805a6009b73Evan Cheng Opcode == ARM::t2MOV_ga_dyn || 114553519f015e3e84e9f57b677cc8724805a6009b73Evan Cheng Opcode == ARM::t2MOV_ga_pcrel) 11469fe2009956fc40f3aea46fb3c38dcfb61c4aca46Evan Cheng // Ignore the PC labels. 11479fe2009956fc40f3aea46fb3c38dcfb61c4aca46Evan Cheng return MO0.getGlobal() == MO1.getGlobal(); 11489fe2009956fc40f3aea46fb3c38dcfb61c4aca46Evan Cheng 1149d457e6e9a5cd975baf4d1f0578382ab8373e6153Evan Cheng const MachineFunction *MF = MI0->getParent()->getParent(); 1150d457e6e9a5cd975baf4d1f0578382ab8373e6153Evan Cheng const MachineConstantPool *MCP = MF->getConstantPool(); 1151d457e6e9a5cd975baf4d1f0578382ab8373e6153Evan Cheng int CPI0 = MO0.getIndex(); 1152d457e6e9a5cd975baf4d1f0578382ab8373e6153Evan Cheng int CPI1 = MO1.getIndex(); 1153d457e6e9a5cd975baf4d1f0578382ab8373e6153Evan Cheng const MachineConstantPoolEntry &MCPE0 = MCP->getConstants()[CPI0]; 1154d457e6e9a5cd975baf4d1f0578382ab8373e6153Evan Cheng const MachineConstantPoolEntry &MCPE1 = MCP->getConstants()[CPI1]; 1155d700617193f3d11deb83cd56c4ababbc8e0ea19fEvan Cheng bool isARMCP0 = MCPE0.isMachineConstantPoolEntry(); 1156d700617193f3d11deb83cd56c4ababbc8e0ea19fEvan Cheng bool isARMCP1 = MCPE1.isMachineConstantPoolEntry(); 1157d700617193f3d11deb83cd56c4ababbc8e0ea19fEvan Cheng if (isARMCP0 && isARMCP1) { 1158d700617193f3d11deb83cd56c4ababbc8e0ea19fEvan Cheng ARMConstantPoolValue *ACPV0 = 1159d700617193f3d11deb83cd56c4ababbc8e0ea19fEvan Cheng static_cast<ARMConstantPoolValue*>(MCPE0.Val.MachineCPVal); 1160d700617193f3d11deb83cd56c4ababbc8e0ea19fEvan Cheng ARMConstantPoolValue *ACPV1 = 1161d700617193f3d11deb83cd56c4ababbc8e0ea19fEvan Cheng static_cast<ARMConstantPoolValue*>(MCPE1.Val.MachineCPVal); 1162d700617193f3d11deb83cd56c4ababbc8e0ea19fEvan Cheng return ACPV0->hasSameValue(ACPV1); 1163d700617193f3d11deb83cd56c4ababbc8e0ea19fEvan Cheng } else if (!isARMCP0 && !isARMCP1) { 1164d700617193f3d11deb83cd56c4ababbc8e0ea19fEvan Cheng return MCPE0.Val.ConstVal == MCPE1.Val.ConstVal; 1165d700617193f3d11deb83cd56c4ababbc8e0ea19fEvan Cheng } 1166d700617193f3d11deb83cd56c4ababbc8e0ea19fEvan Cheng return false; 11679fe2009956fc40f3aea46fb3c38dcfb61c4aca46Evan Cheng } else if (Opcode == ARM::PICLDR) { 11689fe2009956fc40f3aea46fb3c38dcfb61c4aca46Evan Cheng if (MI1->getOpcode() != Opcode) 11699fe2009956fc40f3aea46fb3c38dcfb61c4aca46Evan Cheng return false; 11709fe2009956fc40f3aea46fb3c38dcfb61c4aca46Evan Cheng if (MI0->getNumOperands() != MI1->getNumOperands()) 11719fe2009956fc40f3aea46fb3c38dcfb61c4aca46Evan Cheng return false; 11729fe2009956fc40f3aea46fb3c38dcfb61c4aca46Evan Cheng 11739fe2009956fc40f3aea46fb3c38dcfb61c4aca46Evan Cheng unsigned Addr0 = MI0->getOperand(1).getReg(); 11749fe2009956fc40f3aea46fb3c38dcfb61c4aca46Evan Cheng unsigned Addr1 = MI1->getOperand(1).getReg(); 11759fe2009956fc40f3aea46fb3c38dcfb61c4aca46Evan Cheng if (Addr0 != Addr1) { 11769fe2009956fc40f3aea46fb3c38dcfb61c4aca46Evan Cheng if (!MRI || 11779fe2009956fc40f3aea46fb3c38dcfb61c4aca46Evan Cheng !TargetRegisterInfo::isVirtualRegister(Addr0) || 11789fe2009956fc40f3aea46fb3c38dcfb61c4aca46Evan Cheng !TargetRegisterInfo::isVirtualRegister(Addr1)) 11799fe2009956fc40f3aea46fb3c38dcfb61c4aca46Evan Cheng return false; 11809fe2009956fc40f3aea46fb3c38dcfb61c4aca46Evan Cheng 11819fe2009956fc40f3aea46fb3c38dcfb61c4aca46Evan Cheng // This assumes SSA form. 11829fe2009956fc40f3aea46fb3c38dcfb61c4aca46Evan Cheng MachineInstr *Def0 = MRI->getVRegDef(Addr0); 11839fe2009956fc40f3aea46fb3c38dcfb61c4aca46Evan Cheng MachineInstr *Def1 = MRI->getVRegDef(Addr1); 11849fe2009956fc40f3aea46fb3c38dcfb61c4aca46Evan Cheng // Check if the loaded value, e.g. a constantpool of a global address, are 11859fe2009956fc40f3aea46fb3c38dcfb61c4aca46Evan Cheng // the same. 11869fe2009956fc40f3aea46fb3c38dcfb61c4aca46Evan Cheng if (!produceSameValue(Def0, Def1, MRI)) 11879fe2009956fc40f3aea46fb3c38dcfb61c4aca46Evan Cheng return false; 11889fe2009956fc40f3aea46fb3c38dcfb61c4aca46Evan Cheng } 11899fe2009956fc40f3aea46fb3c38dcfb61c4aca46Evan Cheng 11909fe2009956fc40f3aea46fb3c38dcfb61c4aca46Evan Cheng for (unsigned i = 3, e = MI0->getNumOperands(); i != e; ++i) { 11919fe2009956fc40f3aea46fb3c38dcfb61c4aca46Evan Cheng // %vreg12<def> = PICLDR %vreg11, 0, pred:14, pred:%noreg 11929fe2009956fc40f3aea46fb3c38dcfb61c4aca46Evan Cheng const MachineOperand &MO0 = MI0->getOperand(i); 11939fe2009956fc40f3aea46fb3c38dcfb61c4aca46Evan Cheng const MachineOperand &MO1 = MI1->getOperand(i); 11949fe2009956fc40f3aea46fb3c38dcfb61c4aca46Evan Cheng if (!MO0.isIdenticalTo(MO1)) 11959fe2009956fc40f3aea46fb3c38dcfb61c4aca46Evan Cheng return false; 11969fe2009956fc40f3aea46fb3c38dcfb61c4aca46Evan Cheng } 11979fe2009956fc40f3aea46fb3c38dcfb61c4aca46Evan Cheng return true; 1198d457e6e9a5cd975baf4d1f0578382ab8373e6153Evan Cheng } 1199d457e6e9a5cd975baf4d1f0578382ab8373e6153Evan Cheng 1200506049f29f4f202a8e45feb916cc0264440a7f6dEvan Cheng return MI0->isIdenticalTo(MI1, MachineInstr::IgnoreVRegDefs); 1201d457e6e9a5cd975baf4d1f0578382ab8373e6153Evan Cheng} 1202d457e6e9a5cd975baf4d1f0578382ab8373e6153Evan Cheng 12034b722108e2cf8e77157e0879a23789cd44829933Bill Wendling/// areLoadsFromSameBasePtr - This is used by the pre-regalloc scheduler to 12044b722108e2cf8e77157e0879a23789cd44829933Bill Wendling/// determine if two loads are loading from the same base address. It should 12054b722108e2cf8e77157e0879a23789cd44829933Bill Wendling/// only return true if the base pointers are the same and the only differences 12064b722108e2cf8e77157e0879a23789cd44829933Bill Wendling/// between the two addresses is the offset. It also returns the offsets by 12074b722108e2cf8e77157e0879a23789cd44829933Bill Wendling/// reference. 12084b722108e2cf8e77157e0879a23789cd44829933Bill Wendlingbool ARMBaseInstrInfo::areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, 12094b722108e2cf8e77157e0879a23789cd44829933Bill Wendling int64_t &Offset1, 12104b722108e2cf8e77157e0879a23789cd44829933Bill Wendling int64_t &Offset2) const { 12114b722108e2cf8e77157e0879a23789cd44829933Bill Wendling // Don't worry about Thumb: just ARM and Thumb2. 12124b722108e2cf8e77157e0879a23789cd44829933Bill Wendling if (Subtarget.isThumb1Only()) return false; 12134b722108e2cf8e77157e0879a23789cd44829933Bill Wendling 12144b722108e2cf8e77157e0879a23789cd44829933Bill Wendling if (!Load1->isMachineOpcode() || !Load2->isMachineOpcode()) 12154b722108e2cf8e77157e0879a23789cd44829933Bill Wendling return false; 12164b722108e2cf8e77157e0879a23789cd44829933Bill Wendling 12174b722108e2cf8e77157e0879a23789cd44829933Bill Wendling switch (Load1->getMachineOpcode()) { 12184b722108e2cf8e77157e0879a23789cd44829933Bill Wendling default: 12194b722108e2cf8e77157e0879a23789cd44829933Bill Wendling return false; 12203e5561247202bae994dd259a2d8dc4eff8f799f3Jim Grosbach case ARM::LDRi12: 1221c1d30212e911d1e55ff6b25bffefb503708883c3Jim Grosbach case ARM::LDRBi12: 12224b722108e2cf8e77157e0879a23789cd44829933Bill Wendling case ARM::LDRD: 12234b722108e2cf8e77157e0879a23789cd44829933Bill Wendling case ARM::LDRH: 12244b722108e2cf8e77157e0879a23789cd44829933Bill Wendling case ARM::LDRSB: 12254b722108e2cf8e77157e0879a23789cd44829933Bill Wendling case ARM::LDRSH: 12264b722108e2cf8e77157e0879a23789cd44829933Bill Wendling case ARM::VLDRD: 12274b722108e2cf8e77157e0879a23789cd44829933Bill Wendling case ARM::VLDRS: 12284b722108e2cf8e77157e0879a23789cd44829933Bill Wendling case ARM::t2LDRi8: 12294b722108e2cf8e77157e0879a23789cd44829933Bill Wendling case ARM::t2LDRDi8: 12304b722108e2cf8e77157e0879a23789cd44829933Bill Wendling case ARM::t2LDRSHi8: 12314b722108e2cf8e77157e0879a23789cd44829933Bill Wendling case ARM::t2LDRi12: 12324b722108e2cf8e77157e0879a23789cd44829933Bill Wendling case ARM::t2LDRSHi12: 12334b722108e2cf8e77157e0879a23789cd44829933Bill Wendling break; 12344b722108e2cf8e77157e0879a23789cd44829933Bill Wendling } 12354b722108e2cf8e77157e0879a23789cd44829933Bill Wendling 12364b722108e2cf8e77157e0879a23789cd44829933Bill Wendling switch (Load2->getMachineOpcode()) { 12374b722108e2cf8e77157e0879a23789cd44829933Bill Wendling default: 12384b722108e2cf8e77157e0879a23789cd44829933Bill Wendling return false; 12393e5561247202bae994dd259a2d8dc4eff8f799f3Jim Grosbach case ARM::LDRi12: 1240c1d30212e911d1e55ff6b25bffefb503708883c3Jim Grosbach case ARM::LDRBi12: 12414b722108e2cf8e77157e0879a23789cd44829933Bill Wendling case ARM::LDRD: 12424b722108e2cf8e77157e0879a23789cd44829933Bill Wendling case ARM::LDRH: 12434b722108e2cf8e77157e0879a23789cd44829933Bill Wendling case ARM::LDRSB: 12444b722108e2cf8e77157e0879a23789cd44829933Bill Wendling case ARM::LDRSH: 12454b722108e2cf8e77157e0879a23789cd44829933Bill Wendling case ARM::VLDRD: 12464b722108e2cf8e77157e0879a23789cd44829933Bill Wendling case ARM::VLDRS: 12474b722108e2cf8e77157e0879a23789cd44829933Bill Wendling case ARM::t2LDRi8: 12484b722108e2cf8e77157e0879a23789cd44829933Bill Wendling case ARM::t2LDRDi8: 12494b722108e2cf8e77157e0879a23789cd44829933Bill Wendling case ARM::t2LDRSHi8: 12504b722108e2cf8e77157e0879a23789cd44829933Bill Wendling case ARM::t2LDRi12: 12514b722108e2cf8e77157e0879a23789cd44829933Bill Wendling case ARM::t2LDRSHi12: 12524b722108e2cf8e77157e0879a23789cd44829933Bill Wendling break; 12534b722108e2cf8e77157e0879a23789cd44829933Bill Wendling } 12544b722108e2cf8e77157e0879a23789cd44829933Bill Wendling 12554b722108e2cf8e77157e0879a23789cd44829933Bill Wendling // Check if base addresses and chain operands match. 12564b722108e2cf8e77157e0879a23789cd44829933Bill Wendling if (Load1->getOperand(0) != Load2->getOperand(0) || 12574b722108e2cf8e77157e0879a23789cd44829933Bill Wendling Load1->getOperand(4) != Load2->getOperand(4)) 12584b722108e2cf8e77157e0879a23789cd44829933Bill Wendling return false; 12594b722108e2cf8e77157e0879a23789cd44829933Bill Wendling 12604b722108e2cf8e77157e0879a23789cd44829933Bill Wendling // Index should be Reg0. 12614b722108e2cf8e77157e0879a23789cd44829933Bill Wendling if (Load1->getOperand(3) != Load2->getOperand(3)) 12624b722108e2cf8e77157e0879a23789cd44829933Bill Wendling return false; 12634b722108e2cf8e77157e0879a23789cd44829933Bill Wendling 12644b722108e2cf8e77157e0879a23789cd44829933Bill Wendling // Determine the offsets. 12654b722108e2cf8e77157e0879a23789cd44829933Bill Wendling if (isa<ConstantSDNode>(Load1->getOperand(1)) && 12664b722108e2cf8e77157e0879a23789cd44829933Bill Wendling isa<ConstantSDNode>(Load2->getOperand(1))) { 12674b722108e2cf8e77157e0879a23789cd44829933Bill Wendling Offset1 = cast<ConstantSDNode>(Load1->getOperand(1))->getSExtValue(); 12684b722108e2cf8e77157e0879a23789cd44829933Bill Wendling Offset2 = cast<ConstantSDNode>(Load2->getOperand(1))->getSExtValue(); 12694b722108e2cf8e77157e0879a23789cd44829933Bill Wendling return true; 12704b722108e2cf8e77157e0879a23789cd44829933Bill Wendling } 12714b722108e2cf8e77157e0879a23789cd44829933Bill Wendling 12724b722108e2cf8e77157e0879a23789cd44829933Bill Wendling return false; 12734b722108e2cf8e77157e0879a23789cd44829933Bill Wendling} 12744b722108e2cf8e77157e0879a23789cd44829933Bill Wendling 12754b722108e2cf8e77157e0879a23789cd44829933Bill Wendling/// shouldScheduleLoadsNear - This is a used by the pre-regalloc scheduler to 12767a2bdde0a0eebcd2125055e0eacaca040f0b766cChris Lattner/// determine (in conjunction with areLoadsFromSameBasePtr) if two loads should 12774b722108e2cf8e77157e0879a23789cd44829933Bill Wendling/// be scheduled togther. On some targets if two loads are loading from 12784b722108e2cf8e77157e0879a23789cd44829933Bill Wendling/// addresses in the same cache line, it's better if they are scheduled 12794b722108e2cf8e77157e0879a23789cd44829933Bill Wendling/// together. This function takes two integers that represent the load offsets 12804b722108e2cf8e77157e0879a23789cd44829933Bill Wendling/// from the common base address. It returns true if it decides it's desirable 12814b722108e2cf8e77157e0879a23789cd44829933Bill Wendling/// to schedule the two loads together. "NumLoads" is the number of loads that 12824b722108e2cf8e77157e0879a23789cd44829933Bill Wendling/// have already been scheduled after Load1. 12834b722108e2cf8e77157e0879a23789cd44829933Bill Wendlingbool ARMBaseInstrInfo::shouldScheduleLoadsNear(SDNode *Load1, SDNode *Load2, 12844b722108e2cf8e77157e0879a23789cd44829933Bill Wendling int64_t Offset1, int64_t Offset2, 12854b722108e2cf8e77157e0879a23789cd44829933Bill Wendling unsigned NumLoads) const { 12864b722108e2cf8e77157e0879a23789cd44829933Bill Wendling // Don't worry about Thumb: just ARM and Thumb2. 12874b722108e2cf8e77157e0879a23789cd44829933Bill Wendling if (Subtarget.isThumb1Only()) return false; 12884b722108e2cf8e77157e0879a23789cd44829933Bill Wendling 12894b722108e2cf8e77157e0879a23789cd44829933Bill Wendling assert(Offset2 > Offset1); 12904b722108e2cf8e77157e0879a23789cd44829933Bill Wendling 12914b722108e2cf8e77157e0879a23789cd44829933Bill Wendling if ((Offset2 - Offset1) / 8 > 64) 12924b722108e2cf8e77157e0879a23789cd44829933Bill Wendling return false; 12934b722108e2cf8e77157e0879a23789cd44829933Bill Wendling 12944b722108e2cf8e77157e0879a23789cd44829933Bill Wendling if (Load1->getMachineOpcode() != Load2->getMachineOpcode()) 12954b722108e2cf8e77157e0879a23789cd44829933Bill Wendling return false; // FIXME: overly conservative? 12964b722108e2cf8e77157e0879a23789cd44829933Bill Wendling 12974b722108e2cf8e77157e0879a23789cd44829933Bill Wendling // Four loads in a row should be sufficient. 12984b722108e2cf8e77157e0879a23789cd44829933Bill Wendling if (NumLoads >= 3) 12994b722108e2cf8e77157e0879a23789cd44829933Bill Wendling return false; 13004b722108e2cf8e77157e0879a23789cd44829933Bill Wendling 13014b722108e2cf8e77157e0879a23789cd44829933Bill Wendling return true; 13024b722108e2cf8e77157e0879a23789cd44829933Bill Wendling} 13034b722108e2cf8e77157e0879a23789cd44829933Bill Wendling 130486050dc8cc0aaea8c9dfeb89de02cafbd7f48d92Evan Chengbool ARMBaseInstrInfo::isSchedulingBoundary(const MachineInstr *MI, 130586050dc8cc0aaea8c9dfeb89de02cafbd7f48d92Evan Cheng const MachineBasicBlock *MBB, 130686050dc8cc0aaea8c9dfeb89de02cafbd7f48d92Evan Cheng const MachineFunction &MF) const { 130757bb3948034436a458f5ef857eb2e831a47e7401Jim Grosbach // Debug info is never a scheduling boundary. It's necessary to be explicit 130857bb3948034436a458f5ef857eb2e831a47e7401Jim Grosbach // due to the special treatment of IT instructions below, otherwise a 130957bb3948034436a458f5ef857eb2e831a47e7401Jim Grosbach // dbg_value followed by an IT will result in the IT instruction being 131057bb3948034436a458f5ef857eb2e831a47e7401Jim Grosbach // considered a scheduling hazard, which is wrong. It should be the actual 131157bb3948034436a458f5ef857eb2e831a47e7401Jim Grosbach // instruction preceding the dbg_value instruction(s), just like it is 131257bb3948034436a458f5ef857eb2e831a47e7401Jim Grosbach // when debug info is not present. 131357bb3948034436a458f5ef857eb2e831a47e7401Jim Grosbach if (MI->isDebugValue()) 131457bb3948034436a458f5ef857eb2e831a47e7401Jim Grosbach return false; 131557bb3948034436a458f5ef857eb2e831a47e7401Jim Grosbach 131686050dc8cc0aaea8c9dfeb89de02cafbd7f48d92Evan Cheng // Terminators and labels can't be scheduled around. 131786050dc8cc0aaea8c9dfeb89de02cafbd7f48d92Evan Cheng if (MI->getDesc().isTerminator() || MI->isLabel()) 131886050dc8cc0aaea8c9dfeb89de02cafbd7f48d92Evan Cheng return true; 131986050dc8cc0aaea8c9dfeb89de02cafbd7f48d92Evan Cheng 132086050dc8cc0aaea8c9dfeb89de02cafbd7f48d92Evan Cheng // Treat the start of the IT block as a scheduling boundary, but schedule 132186050dc8cc0aaea8c9dfeb89de02cafbd7f48d92Evan Cheng // t2IT along with all instructions following it. 132286050dc8cc0aaea8c9dfeb89de02cafbd7f48d92Evan Cheng // FIXME: This is a big hammer. But the alternative is to add all potential 132386050dc8cc0aaea8c9dfeb89de02cafbd7f48d92Evan Cheng // true and anti dependencies to IT block instructions as implicit operands 132486050dc8cc0aaea8c9dfeb89de02cafbd7f48d92Evan Cheng // to the t2IT instruction. The added compile time and complexity does not 132586050dc8cc0aaea8c9dfeb89de02cafbd7f48d92Evan Cheng // seem worth it. 132686050dc8cc0aaea8c9dfeb89de02cafbd7f48d92Evan Cheng MachineBasicBlock::const_iterator I = MI; 132757bb3948034436a458f5ef857eb2e831a47e7401Jim Grosbach // Make sure to skip any dbg_value instructions 132857bb3948034436a458f5ef857eb2e831a47e7401Jim Grosbach while (++I != MBB->end() && I->isDebugValue()) 132957bb3948034436a458f5ef857eb2e831a47e7401Jim Grosbach ; 133057bb3948034436a458f5ef857eb2e831a47e7401Jim Grosbach if (I != MBB->end() && I->getOpcode() == ARM::t2IT) 133186050dc8cc0aaea8c9dfeb89de02cafbd7f48d92Evan Cheng return true; 133286050dc8cc0aaea8c9dfeb89de02cafbd7f48d92Evan Cheng 133386050dc8cc0aaea8c9dfeb89de02cafbd7f48d92Evan Cheng // Don't attempt to schedule around any instruction that defines 133486050dc8cc0aaea8c9dfeb89de02cafbd7f48d92Evan Cheng // a stack-oriented pointer, as it's unlikely to be profitable. This 133586050dc8cc0aaea8c9dfeb89de02cafbd7f48d92Evan Cheng // saves compile time, because it doesn't require every single 133686050dc8cc0aaea8c9dfeb89de02cafbd7f48d92Evan Cheng // stack slot reference to depend on the instruction that does the 133786050dc8cc0aaea8c9dfeb89de02cafbd7f48d92Evan Cheng // modification. 133886050dc8cc0aaea8c9dfeb89de02cafbd7f48d92Evan Cheng if (MI->definesRegister(ARM::SP)) 133986050dc8cc0aaea8c9dfeb89de02cafbd7f48d92Evan Cheng return true; 134086050dc8cc0aaea8c9dfeb89de02cafbd7f48d92Evan Cheng 134186050dc8cc0aaea8c9dfeb89de02cafbd7f48d92Evan Cheng return false; 134286050dc8cc0aaea8c9dfeb89de02cafbd7f48d92Evan Cheng} 134386050dc8cc0aaea8c9dfeb89de02cafbd7f48d92Evan Cheng 1344f81b7f6069b27c0a515070dcb392f6828437412fJakub Staszakbool ARMBaseInstrInfo:: 1345f81b7f6069b27c0a515070dcb392f6828437412fJakub StaszakisProfitableToIfCvt(MachineBasicBlock &MBB, 1346f81b7f6069b27c0a515070dcb392f6828437412fJakub Staszak unsigned NumCycles, unsigned ExtraPredCycles, 1347f81b7f6069b27c0a515070dcb392f6828437412fJakub Staszak const BranchProbability &Probability) const { 13485876db7a66fcc4ec4444a9f3e387c1cdc8baf9e5Cameron Zwarich if (!NumCycles) 134913151432edace19ee867a93b5c14573df4f75d24Evan Cheng return false; 13502bbb76909126db5bed6bde84b16d94ab5de4d372Michael J. Spencer 1351b20b85168c0e9819e6545f08281e9b83c82108f0Owen Anderson // Attempt to estimate the relative costs of predication versus branching. 1352f81b7f6069b27c0a515070dcb392f6828437412fJakub Staszak unsigned UnpredCost = Probability.getNumerator() * NumCycles; 1353f81b7f6069b27c0a515070dcb392f6828437412fJakub Staszak UnpredCost /= Probability.getDenominator(); 1354f81b7f6069b27c0a515070dcb392f6828437412fJakub Staszak UnpredCost += 1; // The branch itself 1355f81b7f6069b27c0a515070dcb392f6828437412fJakub Staszak UnpredCost += Subtarget.getMispredictionPenalty() / 10; 13562bbb76909126db5bed6bde84b16d94ab5de4d372Michael J. Spencer 1357f81b7f6069b27c0a515070dcb392f6828437412fJakub Staszak return (NumCycles + ExtraPredCycles) <= UnpredCost; 135813151432edace19ee867a93b5c14573df4f75d24Evan Cheng} 13592bbb76909126db5bed6bde84b16d94ab5de4d372Michael J. Spencer 136013151432edace19ee867a93b5c14573df4f75d24Evan Chengbool ARMBaseInstrInfo:: 13618239daf7c83a65a189c352cce3191cdc3bbfe151Evan ChengisProfitableToIfCvt(MachineBasicBlock &TMBB, 13628239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng unsigned TCycles, unsigned TExtra, 13638239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng MachineBasicBlock &FMBB, 13648239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng unsigned FCycles, unsigned FExtra, 1365f81b7f6069b27c0a515070dcb392f6828437412fJakub Staszak const BranchProbability &Probability) const { 13668239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng if (!TCycles || !FCycles) 1367b20b85168c0e9819e6545f08281e9b83c82108f0Owen Anderson return false; 13682bbb76909126db5bed6bde84b16d94ab5de4d372Michael J. Spencer 1369b20b85168c0e9819e6545f08281e9b83c82108f0Owen Anderson // Attempt to estimate the relative costs of predication versus branching. 1370f81b7f6069b27c0a515070dcb392f6828437412fJakub Staszak unsigned TUnpredCost = Probability.getNumerator() * TCycles; 1371f81b7f6069b27c0a515070dcb392f6828437412fJakub Staszak TUnpredCost /= Probability.getDenominator(); 1372f81b7f6069b27c0a515070dcb392f6828437412fJakub Staszak 1373f81b7f6069b27c0a515070dcb392f6828437412fJakub Staszak uint32_t Comp = Probability.getDenominator() - Probability.getNumerator(); 1374f81b7f6069b27c0a515070dcb392f6828437412fJakub Staszak unsigned FUnpredCost = Comp * FCycles; 1375f81b7f6069b27c0a515070dcb392f6828437412fJakub Staszak FUnpredCost /= Probability.getDenominator(); 1376f81b7f6069b27c0a515070dcb392f6828437412fJakub Staszak 1377f81b7f6069b27c0a515070dcb392f6828437412fJakub Staszak unsigned UnpredCost = TUnpredCost + FUnpredCost; 1378f81b7f6069b27c0a515070dcb392f6828437412fJakub Staszak UnpredCost += 1; // The branch itself 1379f81b7f6069b27c0a515070dcb392f6828437412fJakub Staszak UnpredCost += Subtarget.getMispredictionPenalty() / 10; 1380f81b7f6069b27c0a515070dcb392f6828437412fJakub Staszak 1381f81b7f6069b27c0a515070dcb392f6828437412fJakub Staszak return (TCycles + FCycles + TExtra + FExtra) <= UnpredCost; 138213151432edace19ee867a93b5c14573df4f75d24Evan Cheng} 138313151432edace19ee867a93b5c14573df4f75d24Evan Cheng 13848fb903604e83dfd63659c919042bf2bfed3c940fEvan Cheng/// getInstrPredicate - If instruction is predicated, returns its predicate 13858fb903604e83dfd63659c919042bf2bfed3c940fEvan Cheng/// condition, otherwise returns AL. It also returns the condition code 13868fb903604e83dfd63659c919042bf2bfed3c940fEvan Cheng/// register by reference. 13875adb66a646e2ec32265263739f5b01c3f50c176aEvan ChengARMCC::CondCodes 13885adb66a646e2ec32265263739f5b01c3f50c176aEvan Chengllvm::getInstrPredicate(const MachineInstr *MI, unsigned &PredReg) { 13898fb903604e83dfd63659c919042bf2bfed3c940fEvan Cheng int PIdx = MI->findFirstPredOperandIdx(); 13908fb903604e83dfd63659c919042bf2bfed3c940fEvan Cheng if (PIdx == -1) { 13918fb903604e83dfd63659c919042bf2bfed3c940fEvan Cheng PredReg = 0; 13928fb903604e83dfd63659c919042bf2bfed3c940fEvan Cheng return ARMCC::AL; 13938fb903604e83dfd63659c919042bf2bfed3c940fEvan Cheng } 13948fb903604e83dfd63659c919042bf2bfed3c940fEvan Cheng 13958fb903604e83dfd63659c919042bf2bfed3c940fEvan Cheng PredReg = MI->getOperand(PIdx+1).getReg(); 13968fb903604e83dfd63659c919042bf2bfed3c940fEvan Cheng return (ARMCC::CondCodes)MI->getOperand(PIdx).getImm(); 13978fb903604e83dfd63659c919042bf2bfed3c940fEvan Cheng} 13988fb903604e83dfd63659c919042bf2bfed3c940fEvan Cheng 13998fb903604e83dfd63659c919042bf2bfed3c940fEvan Cheng 14006495f63945e8dbde81f03a1dc2ab421993b9a495Evan Chengint llvm::getMatchingCondBranchOpcode(int Opc) { 14015ca53a7ad821613d324e4189ddbb0d468a326146Evan Cheng if (Opc == ARM::B) 14025ca53a7ad821613d324e4189ddbb0d468a326146Evan Cheng return ARM::Bcc; 14035ca53a7ad821613d324e4189ddbb0d468a326146Evan Cheng else if (Opc == ARM::tB) 14045ca53a7ad821613d324e4189ddbb0d468a326146Evan Cheng return ARM::tBcc; 14055ca53a7ad821613d324e4189ddbb0d468a326146Evan Cheng else if (Opc == ARM::t2B) 14065ca53a7ad821613d324e4189ddbb0d468a326146Evan Cheng return ARM::t2Bcc; 14075ca53a7ad821613d324e4189ddbb0d468a326146Evan Cheng 14085ca53a7ad821613d324e4189ddbb0d468a326146Evan Cheng llvm_unreachable("Unknown unconditional branch opcode!"); 14095ca53a7ad821613d324e4189ddbb0d468a326146Evan Cheng return 0; 14105ca53a7ad821613d324e4189ddbb0d468a326146Evan Cheng} 14115ca53a7ad821613d324e4189ddbb0d468a326146Evan Cheng 14126495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng 14136495f63945e8dbde81f03a1dc2ab421993b9a495Evan Chengvoid llvm::emitARMRegPlusImmediate(MachineBasicBlock &MBB, 14146495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng MachineBasicBlock::iterator &MBBI, DebugLoc dl, 14156495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng unsigned DestReg, unsigned BaseReg, int NumBytes, 14166495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng ARMCC::CondCodes Pred, unsigned PredReg, 141757caad7a33ff145b71545f10dcfbbf2fd0f595d3Anton Korobeynikov const ARMBaseInstrInfo &TII, unsigned MIFlags) { 14186495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng bool isSub = NumBytes < 0; 14196495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng if (isSub) NumBytes = -NumBytes; 14206495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng 14216495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng while (NumBytes) { 14226495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng unsigned RotAmt = ARM_AM::getSOImmValRotate(NumBytes); 14236495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng unsigned ThisVal = NumBytes & ARM_AM::rotr32(0xFF, RotAmt); 14246495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng assert(ThisVal && "Didn't extract field correctly"); 14256495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng 14266495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng // We will handle these bits from offset, clear them. 14276495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng NumBytes &= ~ThisVal; 14286495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng 14296495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng assert(ARM_AM::getSOImmVal(ThisVal) != -1 && "Bit extraction didn't work?"); 14306495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng 14316495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng // Build the new ADD / SUB. 14326495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng unsigned Opc = isSub ? ARM::SUBri : ARM::ADDri; 14336495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng BuildMI(MBB, MBBI, dl, TII.get(Opc), DestReg) 14346495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng .addReg(BaseReg, RegState::Kill).addImm(ThisVal) 143557caad7a33ff145b71545f10dcfbbf2fd0f595d3Anton Korobeynikov .addImm((unsigned)Pred).addReg(PredReg).addReg(0) 143657caad7a33ff145b71545f10dcfbbf2fd0f595d3Anton Korobeynikov .setMIFlags(MIFlags); 14376495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng BaseReg = DestReg; 14386495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng } 14396495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng} 14406495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng 1441cdbb3f5d3311e0f46d22bc8daa211b2fab3541cbEvan Chengbool llvm::rewriteARMFrameIndex(MachineInstr &MI, unsigned FrameRegIdx, 1442cdbb3f5d3311e0f46d22bc8daa211b2fab3541cbEvan Cheng unsigned FrameReg, int &Offset, 1443cdbb3f5d3311e0f46d22bc8daa211b2fab3541cbEvan Cheng const ARMBaseInstrInfo &TII) { 14446495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng unsigned Opcode = MI.getOpcode(); 1445e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng const MCInstrDesc &Desc = MI.getDesc(); 14466495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng unsigned AddrMode = (Desc.TSFlags & ARMII::AddrModeMask); 14476495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng bool isSub = false; 1448764ab52dd80310a205c9888bf166d09dab858f90Jim Grosbach 14496495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng // Memory operands in inline assembly always use AddrMode2. 14506495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng if (Opcode == ARM::INLINEASM) 14516495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng AddrMode = ARMII::AddrMode2; 1452764ab52dd80310a205c9888bf166d09dab858f90Jim Grosbach 14536495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng if (Opcode == ARM::ADDri) { 14546495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng Offset += MI.getOperand(FrameRegIdx+1).getImm(); 14556495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng if (Offset == 0) { 14566495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng // Turn it into a move. 14576495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng MI.setDesc(TII.get(ARM::MOVr)); 14586495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng MI.getOperand(FrameRegIdx).ChangeToRegister(FrameReg, false); 14596495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng MI.RemoveOperand(FrameRegIdx+1); 1460cdbb3f5d3311e0f46d22bc8daa211b2fab3541cbEvan Cheng Offset = 0; 1461cdbb3f5d3311e0f46d22bc8daa211b2fab3541cbEvan Cheng return true; 14626495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng } else if (Offset < 0) { 14636495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng Offset = -Offset; 14646495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng isSub = true; 14656495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng MI.setDesc(TII.get(ARM::SUBri)); 14666495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng } 14676495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng 14686495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng // Common case: small offset, fits into instruction. 14696495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng if (ARM_AM::getSOImmVal(Offset) != -1) { 14706495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng // Replace the FrameIndex with sp / fp 14716495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng MI.getOperand(FrameRegIdx).ChangeToRegister(FrameReg, false); 14726495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng MI.getOperand(FrameRegIdx+1).ChangeToImmediate(Offset); 1473cdbb3f5d3311e0f46d22bc8daa211b2fab3541cbEvan Cheng Offset = 0; 1474cdbb3f5d3311e0f46d22bc8daa211b2fab3541cbEvan Cheng return true; 14756495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng } 14766495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng 14776495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng // Otherwise, pull as much of the immedidate into this ADDri/SUBri 14786495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng // as possible. 14796495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng unsigned RotAmt = ARM_AM::getSOImmValRotate(Offset); 14806495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng unsigned ThisImmVal = Offset & ARM_AM::rotr32(0xFF, RotAmt); 14816495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng 14826495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng // We will handle these bits from offset, clear them. 14836495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng Offset &= ~ThisImmVal; 14846495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng 14856495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng // Get the properly encoded SOImmVal field. 14866495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng assert(ARM_AM::getSOImmVal(ThisImmVal) != -1 && 14876495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng "Bit extraction didn't work?"); 14886495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng MI.getOperand(FrameRegIdx+1).ChangeToImmediate(ThisImmVal); 14896495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng } else { 14906495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng unsigned ImmIdx = 0; 14916495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng int InstrOffs = 0; 14926495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng unsigned NumBits = 0; 14936495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng unsigned Scale = 1; 14946495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng switch (AddrMode) { 14953e5561247202bae994dd259a2d8dc4eff8f799f3Jim Grosbach case ARMII::AddrMode_i12: { 14963e5561247202bae994dd259a2d8dc4eff8f799f3Jim Grosbach ImmIdx = FrameRegIdx + 1; 14973e5561247202bae994dd259a2d8dc4eff8f799f3Jim Grosbach InstrOffs = MI.getOperand(ImmIdx).getImm(); 14983e5561247202bae994dd259a2d8dc4eff8f799f3Jim Grosbach NumBits = 12; 14993e5561247202bae994dd259a2d8dc4eff8f799f3Jim Grosbach break; 15003e5561247202bae994dd259a2d8dc4eff8f799f3Jim Grosbach } 15016495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng case ARMII::AddrMode2: { 15026495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng ImmIdx = FrameRegIdx+2; 15036495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng InstrOffs = ARM_AM::getAM2Offset(MI.getOperand(ImmIdx).getImm()); 15046495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng if (ARM_AM::getAM2Op(MI.getOperand(ImmIdx).getImm()) == ARM_AM::sub) 15056495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng InstrOffs *= -1; 15066495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng NumBits = 12; 15076495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng break; 15086495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng } 15096495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng case ARMII::AddrMode3: { 15106495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng ImmIdx = FrameRegIdx+2; 15116495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng InstrOffs = ARM_AM::getAM3Offset(MI.getOperand(ImmIdx).getImm()); 15126495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng if (ARM_AM::getAM3Op(MI.getOperand(ImmIdx).getImm()) == ARM_AM::sub) 15136495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng InstrOffs *= -1; 15146495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng NumBits = 8; 15156495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng break; 15166495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng } 1517baf31088f1472f48ea5ae81f0b93636cc44ca444Anton Korobeynikov case ARMII::AddrMode4: 1518a44321776ecd96fa0344335d3027758be3386e45Jim Grosbach case ARMII::AddrMode6: 1519cdbb3f5d3311e0f46d22bc8daa211b2fab3541cbEvan Cheng // Can't fold any offset even if it's zero. 1520cdbb3f5d3311e0f46d22bc8daa211b2fab3541cbEvan Cheng return false; 15216495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng case ARMII::AddrMode5: { 15226495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng ImmIdx = FrameRegIdx+1; 15236495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng InstrOffs = ARM_AM::getAM5Offset(MI.getOperand(ImmIdx).getImm()); 15246495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng if (ARM_AM::getAM5Op(MI.getOperand(ImmIdx).getImm()) == ARM_AM::sub) 15256495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng InstrOffs *= -1; 15266495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng NumBits = 8; 15276495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng Scale = 4; 15286495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng break; 15296495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng } 15306495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng default: 15316495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng llvm_unreachable("Unsupported addressing mode!"); 15326495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng break; 15336495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng } 15346495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng 15356495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng Offset += InstrOffs * Scale; 15366495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng assert((Offset & (Scale-1)) == 0 && "Can't encode this offset!"); 15376495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng if (Offset < 0) { 15386495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng Offset = -Offset; 15396495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng isSub = true; 15406495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng } 15416495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng 15426495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng // Attempt to fold address comp. if opcode has offset bits 15436495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng if (NumBits > 0) { 15446495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng // Common case: small offset, fits into instruction. 15456495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng MachineOperand &ImmOp = MI.getOperand(ImmIdx); 15466495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng int ImmedOffset = Offset / Scale; 15476495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng unsigned Mask = (1 << NumBits) - 1; 15486495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng if ((unsigned)Offset <= Mask * Scale) { 15496495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng // Replace the FrameIndex with sp 15506495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng MI.getOperand(FrameRegIdx).ChangeToRegister(FrameReg, false); 155177aee8e22c36257716c2df2f275724765704f20cJim Grosbach // FIXME: When addrmode2 goes away, this will simplify (like the 155277aee8e22c36257716c2df2f275724765704f20cJim Grosbach // T2 version), as the LDR.i12 versions don't need the encoding 155377aee8e22c36257716c2df2f275724765704f20cJim Grosbach // tricks for the offset value. 155477aee8e22c36257716c2df2f275724765704f20cJim Grosbach if (isSub) { 155577aee8e22c36257716c2df2f275724765704f20cJim Grosbach if (AddrMode == ARMII::AddrMode_i12) 155677aee8e22c36257716c2df2f275724765704f20cJim Grosbach ImmedOffset = -ImmedOffset; 155777aee8e22c36257716c2df2f275724765704f20cJim Grosbach else 155877aee8e22c36257716c2df2f275724765704f20cJim Grosbach ImmedOffset |= 1 << NumBits; 155977aee8e22c36257716c2df2f275724765704f20cJim Grosbach } 15606495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng ImmOp.ChangeToImmediate(ImmedOffset); 1561cdbb3f5d3311e0f46d22bc8daa211b2fab3541cbEvan Cheng Offset = 0; 1562cdbb3f5d3311e0f46d22bc8daa211b2fab3541cbEvan Cheng return true; 15636495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng } 1564764ab52dd80310a205c9888bf166d09dab858f90Jim Grosbach 15656495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng // Otherwise, it didn't fit. Pull in what we can to simplify the immed. 15666495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng ImmedOffset = ImmedOffset & Mask; 1567063efbf569e46776093ddf50099c98fdbb362167Jim Grosbach if (isSub) { 1568063efbf569e46776093ddf50099c98fdbb362167Jim Grosbach if (AddrMode == ARMII::AddrMode_i12) 1569063efbf569e46776093ddf50099c98fdbb362167Jim Grosbach ImmedOffset = -ImmedOffset; 1570063efbf569e46776093ddf50099c98fdbb362167Jim Grosbach else 1571063efbf569e46776093ddf50099c98fdbb362167Jim Grosbach ImmedOffset |= 1 << NumBits; 1572063efbf569e46776093ddf50099c98fdbb362167Jim Grosbach } 15736495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng ImmOp.ChangeToImmediate(ImmedOffset); 15746495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng Offset &= ~(Mask*Scale); 15756495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng } 15766495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng } 15776495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng 1578cdbb3f5d3311e0f46d22bc8daa211b2fab3541cbEvan Cheng Offset = (isSub) ? -Offset : Offset; 1579cdbb3f5d3311e0f46d22bc8daa211b2fab3541cbEvan Cheng return Offset == 0; 15806495f63945e8dbde81f03a1dc2ab421993b9a495Evan Cheng} 1581e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling 1582e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendlingbool ARMBaseInstrInfo:: 1583a99c3e9acd95f5fbfb611e3f807240cd74001142Eric ChristopherAnalyzeCompare(const MachineInstr *MI, unsigned &SrcReg, int &CmpMask, 1584a99c3e9acd95f5fbfb611e3f807240cd74001142Eric Christopher int &CmpValue) const { 1585e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling switch (MI->getOpcode()) { 1586e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling default: break; 158738ae997e63e3e1bb2c8679e01ea74cf8fd0be893Bill Wendling case ARM::CMPri: 1588e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling case ARM::t2CMPri: 1589e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling SrcReg = MI->getOperand(0).getReg(); 159004ac81d5db058a3a9492e1aff1f398a8643bfda9Gabor Greif CmpMask = ~0; 1591e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling CmpValue = MI->getOperand(1).getImm(); 1592e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling return true; 159304ac81d5db058a3a9492e1aff1f398a8643bfda9Gabor Greif case ARM::TSTri: 159404ac81d5db058a3a9492e1aff1f398a8643bfda9Gabor Greif case ARM::t2TSTri: 159504ac81d5db058a3a9492e1aff1f398a8643bfda9Gabor Greif SrcReg = MI->getOperand(0).getReg(); 159604ac81d5db058a3a9492e1aff1f398a8643bfda9Gabor Greif CmpMask = MI->getOperand(1).getImm(); 159704ac81d5db058a3a9492e1aff1f398a8643bfda9Gabor Greif CmpValue = 0; 159804ac81d5db058a3a9492e1aff1f398a8643bfda9Gabor Greif return true; 159904ac81d5db058a3a9492e1aff1f398a8643bfda9Gabor Greif } 160004ac81d5db058a3a9492e1aff1f398a8643bfda9Gabor Greif 160104ac81d5db058a3a9492e1aff1f398a8643bfda9Gabor Greif return false; 160204ac81d5db058a3a9492e1aff1f398a8643bfda9Gabor Greif} 160304ac81d5db058a3a9492e1aff1f398a8643bfda9Gabor Greif 160405642a3eba3f35aa8fdf6aa16d87561560e60af3Gabor Greif/// isSuitableForMask - Identify a suitable 'and' instruction that 160505642a3eba3f35aa8fdf6aa16d87561560e60af3Gabor Greif/// operates on the given source register and applies the same mask 160605642a3eba3f35aa8fdf6aa16d87561560e60af3Gabor Greif/// as a 'tst' instruction. Provide a limited look-through for copies. 160705642a3eba3f35aa8fdf6aa16d87561560e60af3Gabor Greif/// When successful, MI will hold the found instruction. 160805642a3eba3f35aa8fdf6aa16d87561560e60af3Gabor Greifstatic bool isSuitableForMask(MachineInstr *&MI, unsigned SrcReg, 16098ff9bb189ce188452e6cae6ed65cb2745814126cGabor Greif int CmpMask, bool CommonUse) { 161005642a3eba3f35aa8fdf6aa16d87561560e60af3Gabor Greif switch (MI->getOpcode()) { 161104ac81d5db058a3a9492e1aff1f398a8643bfda9Gabor Greif case ARM::ANDri: 161204ac81d5db058a3a9492e1aff1f398a8643bfda9Gabor Greif case ARM::t2ANDri: 161305642a3eba3f35aa8fdf6aa16d87561560e60af3Gabor Greif if (CmpMask != MI->getOperand(2).getImm()) 16148ff9bb189ce188452e6cae6ed65cb2745814126cGabor Greif return false; 161505642a3eba3f35aa8fdf6aa16d87561560e60af3Gabor Greif if (SrcReg == MI->getOperand(CommonUse ? 1 : 0).getReg()) 161604ac81d5db058a3a9492e1aff1f398a8643bfda9Gabor Greif return true; 161704ac81d5db058a3a9492e1aff1f398a8643bfda9Gabor Greif break; 161805642a3eba3f35aa8fdf6aa16d87561560e60af3Gabor Greif case ARM::COPY: { 161905642a3eba3f35aa8fdf6aa16d87561560e60af3Gabor Greif // Walk down one instruction which is potentially an 'and'. 162005642a3eba3f35aa8fdf6aa16d87561560e60af3Gabor Greif const MachineInstr &Copy = *MI; 1621f000a7a212590bfd45e23c05bff5e1b683d25dd6Michael J. Spencer MachineBasicBlock::iterator AND( 1622f000a7a212590bfd45e23c05bff5e1b683d25dd6Michael J. Spencer llvm::next(MachineBasicBlock::iterator(MI))); 162305642a3eba3f35aa8fdf6aa16d87561560e60af3Gabor Greif if (AND == MI->getParent()->end()) return false; 162405642a3eba3f35aa8fdf6aa16d87561560e60af3Gabor Greif MI = AND; 162505642a3eba3f35aa8fdf6aa16d87561560e60af3Gabor Greif return isSuitableForMask(MI, Copy.getOperand(0).getReg(), 162605642a3eba3f35aa8fdf6aa16d87561560e60af3Gabor Greif CmpMask, true); 162705642a3eba3f35aa8fdf6aa16d87561560e60af3Gabor Greif } 1628e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling } 1629e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling 1630e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling return false; 1631e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling} 1632e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling 1633a65568676d0d9d53dd4aae8f1c58271bb4cfff10Bill Wendling/// OptimizeCompareInstr - Convert the instruction supplying the argument to the 1634eb96a2f6c03c0ec97c56a3493ac38024afacc774Evan Cheng/// comparison into one that sets the zero bit in the flags register. 1635e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendlingbool ARMBaseInstrInfo:: 163604ac81d5db058a3a9492e1aff1f398a8643bfda9Gabor GreifOptimizeCompareInstr(MachineInstr *CmpInstr, unsigned SrcReg, int CmpMask, 1637eb96a2f6c03c0ec97c56a3493ac38024afacc774Evan Cheng int CmpValue, const MachineRegisterInfo *MRI) const { 16383665661a5708c8adc2727be38b56d1d87ddeb661Bill Wendling if (CmpValue != 0) 163992ad57f066e9f256e4e3d72febf152e68caa80c7Bill Wendling return false; 164092ad57f066e9f256e4e3d72febf152e68caa80c7Bill Wendling 1641b41ee96d76ccf1eec2fd898def4cfd7c16868708Bill Wendling MachineRegisterInfo::def_iterator DI = MRI->def_begin(SrcReg); 1642b41ee96d76ccf1eec2fd898def4cfd7c16868708Bill Wendling if (llvm::next(DI) != MRI->def_end()) 164392ad57f066e9f256e4e3d72febf152e68caa80c7Bill Wendling // Only support one definition. 164492ad57f066e9f256e4e3d72febf152e68caa80c7Bill Wendling return false; 164592ad57f066e9f256e4e3d72febf152e68caa80c7Bill Wendling 164692ad57f066e9f256e4e3d72febf152e68caa80c7Bill Wendling MachineInstr *MI = &*DI; 164792ad57f066e9f256e4e3d72febf152e68caa80c7Bill Wendling 164804ac81d5db058a3a9492e1aff1f398a8643bfda9Gabor Greif // Masked compares sometimes use the same register as the corresponding 'and'. 164904ac81d5db058a3a9492e1aff1f398a8643bfda9Gabor Greif if (CmpMask != ~0) { 165005642a3eba3f35aa8fdf6aa16d87561560e60af3Gabor Greif if (!isSuitableForMask(MI, SrcReg, CmpMask, false)) { 165104ac81d5db058a3a9492e1aff1f398a8643bfda9Gabor Greif MI = 0; 1652b41ee96d76ccf1eec2fd898def4cfd7c16868708Bill Wendling for (MachineRegisterInfo::use_iterator UI = MRI->use_begin(SrcReg), 1653b41ee96d76ccf1eec2fd898def4cfd7c16868708Bill Wendling UE = MRI->use_end(); UI != UE; ++UI) { 165404ac81d5db058a3a9492e1aff1f398a8643bfda9Gabor Greif if (UI->getParent() != CmpInstr->getParent()) continue; 165505642a3eba3f35aa8fdf6aa16d87561560e60af3Gabor Greif MachineInstr *PotentialAND = &*UI; 16568ff9bb189ce188452e6cae6ed65cb2745814126cGabor Greif if (!isSuitableForMask(PotentialAND, SrcReg, CmpMask, true)) 165704ac81d5db058a3a9492e1aff1f398a8643bfda9Gabor Greif continue; 165805642a3eba3f35aa8fdf6aa16d87561560e60af3Gabor Greif MI = PotentialAND; 165904ac81d5db058a3a9492e1aff1f398a8643bfda9Gabor Greif break; 166004ac81d5db058a3a9492e1aff1f398a8643bfda9Gabor Greif } 166104ac81d5db058a3a9492e1aff1f398a8643bfda9Gabor Greif if (!MI) return false; 166204ac81d5db058a3a9492e1aff1f398a8643bfda9Gabor Greif } 166304ac81d5db058a3a9492e1aff1f398a8643bfda9Gabor Greif } 166404ac81d5db058a3a9492e1aff1f398a8643bfda9Gabor Greif 1665e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling // Conservatively refuse to convert an instruction which isn't in the same BB 1666e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling // as the comparison. 1667e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling if (MI->getParent() != CmpInstr->getParent()) 1668e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling return false; 1669e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling 1670e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling // Check that CPSR isn't set between the comparison instruction and the one we 1671e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling // want to change. 1672691e64a54ce899409abe7c131d15ed75e3c1fef5Evan Cheng MachineBasicBlock::const_iterator I = CmpInstr, E = MI, 1673691e64a54ce899409abe7c131d15ed75e3c1fef5Evan Cheng B = MI->getParent()->begin(); 16740aa38b9381a5be42abd4f5ca5baa8c2930d148d3Bill Wendling 16750aa38b9381a5be42abd4f5ca5baa8c2930d148d3Bill Wendling // Early exit if CmpInstr is at the beginning of the BB. 16760aa38b9381a5be42abd4f5ca5baa8c2930d148d3Bill Wendling if (I == B) return false; 16770aa38b9381a5be42abd4f5ca5baa8c2930d148d3Bill Wendling 1678e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling --I; 1679e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling for (; I != E; --I) { 1680e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling const MachineInstr &Instr = *I; 1681e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling 1682e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling for (unsigned IO = 0, EO = Instr.getNumOperands(); IO != EO; ++IO) { 1683e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling const MachineOperand &MO = Instr.getOperand(IO); 168440a5eb18b031fa1a5e9697e21e251e613d441cc5Bill Wendling if (!MO.isReg()) continue; 1685e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling 168640a5eb18b031fa1a5e9697e21e251e613d441cc5Bill Wendling // This instruction modifies or uses CPSR after the one we want to 168740a5eb18b031fa1a5e9697e21e251e613d441cc5Bill Wendling // change. We can't do this transformation. 1688e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling if (MO.getReg() == ARM::CPSR) 1689e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling return false; 1690e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling } 1691691e64a54ce899409abe7c131d15ed75e3c1fef5Evan Cheng 1692691e64a54ce899409abe7c131d15ed75e3c1fef5Evan Cheng if (I == B) 1693691e64a54ce899409abe7c131d15ed75e3c1fef5Evan Cheng // The 'and' is below the comparison instruction. 1694691e64a54ce899409abe7c131d15ed75e3c1fef5Evan Cheng return false; 1695e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling } 1696e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling 1697e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling // Set the "zero" bit in CPSR. 1698e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling switch (MI->getOpcode()) { 1699e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling default: break; 1700ca3f6a3925e9a6e91022aa211bdc1b6e3f2ff41fCameron Zwarich case ARM::RSBrr: 1701df298c9ea64eb335f63fc075d8ef6306682ffe75Owen Anderson case ARM::RSBri: 1702ca3f6a3925e9a6e91022aa211bdc1b6e3f2ff41fCameron Zwarich case ARM::RSCrr: 1703df298c9ea64eb335f63fc075d8ef6306682ffe75Owen Anderson case ARM::RSCri: 1704ca3f6a3925e9a6e91022aa211bdc1b6e3f2ff41fCameron Zwarich case ARM::ADDrr: 170538ae997e63e3e1bb2c8679e01ea74cf8fd0be893Bill Wendling case ARM::ADDri: 1706ca3f6a3925e9a6e91022aa211bdc1b6e3f2ff41fCameron Zwarich case ARM::ADCrr: 1707df298c9ea64eb335f63fc075d8ef6306682ffe75Owen Anderson case ARM::ADCri: 1708ca3f6a3925e9a6e91022aa211bdc1b6e3f2ff41fCameron Zwarich case ARM::SUBrr: 170938ae997e63e3e1bb2c8679e01ea74cf8fd0be893Bill Wendling case ARM::SUBri: 1710ca3f6a3925e9a6e91022aa211bdc1b6e3f2ff41fCameron Zwarich case ARM::SBCrr: 1711df298c9ea64eb335f63fc075d8ef6306682ffe75Owen Anderson case ARM::SBCri: 1712df298c9ea64eb335f63fc075d8ef6306682ffe75Owen Anderson case ARM::t2RSBri: 1713ca3f6a3925e9a6e91022aa211bdc1b6e3f2ff41fCameron Zwarich case ARM::t2ADDrr: 171438ae997e63e3e1bb2c8679e01ea74cf8fd0be893Bill Wendling case ARM::t2ADDri: 1715ca3f6a3925e9a6e91022aa211bdc1b6e3f2ff41fCameron Zwarich case ARM::t2ADCrr: 1716df298c9ea64eb335f63fc075d8ef6306682ffe75Owen Anderson case ARM::t2ADCri: 1717ca3f6a3925e9a6e91022aa211bdc1b6e3f2ff41fCameron Zwarich case ARM::t2SUBrr: 1718df298c9ea64eb335f63fc075d8ef6306682ffe75Owen Anderson case ARM::t2SUBri: 1719ca3f6a3925e9a6e91022aa211bdc1b6e3f2ff41fCameron Zwarich case ARM::t2SBCrr: 1720b485de5d8c3fe0c62c0b07f63f64bd10f6803c17Cameron Zwarich case ARM::t2SBCri: 1721b485de5d8c3fe0c62c0b07f63f64bd10f6803c17Cameron Zwarich case ARM::ANDrr: 1722b485de5d8c3fe0c62c0b07f63f64bd10f6803c17Cameron Zwarich case ARM::ANDri: 1723b485de5d8c3fe0c62c0b07f63f64bd10f6803c17Cameron Zwarich case ARM::t2ANDrr: 17240cb11ac32fc09c5db42fb801db242ac9fb51f6b1Cameron Zwarich case ARM::t2ANDri: 17250cb11ac32fc09c5db42fb801db242ac9fb51f6b1Cameron Zwarich case ARM::ORRrr: 17260cb11ac32fc09c5db42fb801db242ac9fb51f6b1Cameron Zwarich case ARM::ORRri: 17270cb11ac32fc09c5db42fb801db242ac9fb51f6b1Cameron Zwarich case ARM::t2ORRrr: 17280cb11ac32fc09c5db42fb801db242ac9fb51f6b1Cameron Zwarich case ARM::t2ORRri: 17290cb11ac32fc09c5db42fb801db242ac9fb51f6b1Cameron Zwarich case ARM::EORrr: 17300cb11ac32fc09c5db42fb801db242ac9fb51f6b1Cameron Zwarich case ARM::EORri: 17310cb11ac32fc09c5db42fb801db242ac9fb51f6b1Cameron Zwarich case ARM::t2EORrr: 17320cb11ac32fc09c5db42fb801db242ac9fb51f6b1Cameron Zwarich case ARM::t2EORri: { 17332c339156289d8398bea09c2bb4b735d00d39bdb3Evan Cheng // Scan forward for the use of CPSR, if it's a conditional code requires 17342c339156289d8398bea09c2bb4b735d00d39bdb3Evan Cheng // checking of V bit, then this is not safe to do. If we can't find the 17352c339156289d8398bea09c2bb4b735d00d39bdb3Evan Cheng // CPSR use (i.e. used in another block), then it's not safe to perform 17362c339156289d8398bea09c2bb4b735d00d39bdb3Evan Cheng // the optimization. 17372c339156289d8398bea09c2bb4b735d00d39bdb3Evan Cheng bool isSafe = false; 17382c339156289d8398bea09c2bb4b735d00d39bdb3Evan Cheng I = CmpInstr; 17392c339156289d8398bea09c2bb4b735d00d39bdb3Evan Cheng E = MI->getParent()->end(); 17402c339156289d8398bea09c2bb4b735d00d39bdb3Evan Cheng while (!isSafe && ++I != E) { 17412c339156289d8398bea09c2bb4b735d00d39bdb3Evan Cheng const MachineInstr &Instr = *I; 17422c339156289d8398bea09c2bb4b735d00d39bdb3Evan Cheng for (unsigned IO = 0, EO = Instr.getNumOperands(); 17432c339156289d8398bea09c2bb4b735d00d39bdb3Evan Cheng !isSafe && IO != EO; ++IO) { 17442c339156289d8398bea09c2bb4b735d00d39bdb3Evan Cheng const MachineOperand &MO = Instr.getOperand(IO); 17452c339156289d8398bea09c2bb4b735d00d39bdb3Evan Cheng if (!MO.isReg() || MO.getReg() != ARM::CPSR) 17462c339156289d8398bea09c2bb4b735d00d39bdb3Evan Cheng continue; 17472c339156289d8398bea09c2bb4b735d00d39bdb3Evan Cheng if (MO.isDef()) { 17482c339156289d8398bea09c2bb4b735d00d39bdb3Evan Cheng isSafe = true; 17492c339156289d8398bea09c2bb4b735d00d39bdb3Evan Cheng break; 17502c339156289d8398bea09c2bb4b735d00d39bdb3Evan Cheng } 17512c339156289d8398bea09c2bb4b735d00d39bdb3Evan Cheng // Condition code is after the operand before CPSR. 17522c339156289d8398bea09c2bb4b735d00d39bdb3Evan Cheng ARMCC::CondCodes CC = (ARMCC::CondCodes)Instr.getOperand(IO-1).getImm(); 17532c339156289d8398bea09c2bb4b735d00d39bdb3Evan Cheng switch (CC) { 17542c339156289d8398bea09c2bb4b735d00d39bdb3Evan Cheng default: 17552c339156289d8398bea09c2bb4b735d00d39bdb3Evan Cheng isSafe = true; 17562c339156289d8398bea09c2bb4b735d00d39bdb3Evan Cheng break; 17572c339156289d8398bea09c2bb4b735d00d39bdb3Evan Cheng case ARMCC::VS: 17582c339156289d8398bea09c2bb4b735d00d39bdb3Evan Cheng case ARMCC::VC: 17592c339156289d8398bea09c2bb4b735d00d39bdb3Evan Cheng case ARMCC::GE: 17602c339156289d8398bea09c2bb4b735d00d39bdb3Evan Cheng case ARMCC::LT: 17612c339156289d8398bea09c2bb4b735d00d39bdb3Evan Cheng case ARMCC::GT: 17622c339156289d8398bea09c2bb4b735d00d39bdb3Evan Cheng case ARMCC::LE: 17632c339156289d8398bea09c2bb4b735d00d39bdb3Evan Cheng return false; 17642c339156289d8398bea09c2bb4b735d00d39bdb3Evan Cheng } 17652c339156289d8398bea09c2bb4b735d00d39bdb3Evan Cheng } 17662c339156289d8398bea09c2bb4b735d00d39bdb3Evan Cheng } 17672c339156289d8398bea09c2bb4b735d00d39bdb3Evan Cheng 17682c339156289d8398bea09c2bb4b735d00d39bdb3Evan Cheng if (!isSafe) 17692c339156289d8398bea09c2bb4b735d00d39bdb3Evan Cheng return false; 17702c339156289d8398bea09c2bb4b735d00d39bdb3Evan Cheng 17713642e64c114e636548888c72c21ae023ee0121a7Evan Cheng // Toggle the optional operand to CPSR. 17723642e64c114e636548888c72c21ae023ee0121a7Evan Cheng MI->getOperand(5).setReg(ARM::CPSR); 17733642e64c114e636548888c72c21ae023ee0121a7Evan Cheng MI->getOperand(5).setIsDef(true); 1774e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling CmpInstr->eraseFromParent(); 1775e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling return true; 1776e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling } 1777b485de5d8c3fe0c62c0b07f63f64bd10f6803c17Cameron Zwarich } 1778e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling 1779e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling return false; 1780e4ddbdfd3cf031034020671d03626f0373fbd5caBill Wendling} 17815f54ce347368105260be2cec497b6a4199dc5789Evan Cheng 1782c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Chengbool ARMBaseInstrInfo::FoldImmediate(MachineInstr *UseMI, 1783c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng MachineInstr *DefMI, unsigned Reg, 1784c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng MachineRegisterInfo *MRI) const { 1785c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng // Fold large immediates into add, sub, or, xor. 1786c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng unsigned DefOpc = DefMI->getOpcode(); 1787c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng if (DefOpc != ARM::t2MOVi32imm && DefOpc != ARM::MOVi32imm) 1788c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng return false; 1789c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng if (!DefMI->getOperand(1).isImm()) 1790c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng // Could be t2MOVi32imm <ga:xx> 1791c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng return false; 1792c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng 1793c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng if (!MRI->hasOneNonDBGUse(Reg)) 1794c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng return false; 1795c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng 1796c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng unsigned UseOpc = UseMI->getOpcode(); 17975c71c7a13715ed6f5bfdd5497172ddec316b68b0Evan Cheng unsigned NewUseOpc = 0; 1798c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng uint32_t ImmVal = (uint32_t)DefMI->getOperand(1).getImm(); 17995c71c7a13715ed6f5bfdd5497172ddec316b68b0Evan Cheng uint32_t SOImmValV1 = 0, SOImmValV2 = 0; 1800c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng bool Commute = false; 1801c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng switch (UseOpc) { 1802c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng default: return false; 1803c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng case ARM::SUBrr: 1804c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng case ARM::ADDrr: 1805c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng case ARM::ORRrr: 1806c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng case ARM::EORrr: 1807c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng case ARM::t2SUBrr: 1808c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng case ARM::t2ADDrr: 1809c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng case ARM::t2ORRrr: 1810c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng case ARM::t2EORrr: { 1811c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng Commute = UseMI->getOperand(2).getReg() != Reg; 1812c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng switch (UseOpc) { 1813c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng default: break; 1814c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng case ARM::SUBrr: { 1815c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng if (Commute) 1816c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng return false; 1817c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng ImmVal = -ImmVal; 1818c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng NewUseOpc = ARM::SUBri; 1819c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng // Fallthrough 1820c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng } 1821c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng case ARM::ADDrr: 1822c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng case ARM::ORRrr: 1823c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng case ARM::EORrr: { 1824c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng if (!ARM_AM::isSOImmTwoPartVal(ImmVal)) 1825c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng return false; 1826c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng SOImmValV1 = (uint32_t)ARM_AM::getSOImmTwoPartFirst(ImmVal); 1827c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng SOImmValV2 = (uint32_t)ARM_AM::getSOImmTwoPartSecond(ImmVal); 1828c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng switch (UseOpc) { 1829c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng default: break; 1830c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng case ARM::ADDrr: NewUseOpc = ARM::ADDri; break; 1831c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng case ARM::ORRrr: NewUseOpc = ARM::ORRri; break; 1832c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng case ARM::EORrr: NewUseOpc = ARM::EORri; break; 1833c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng } 1834c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng break; 1835c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng } 1836c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng case ARM::t2SUBrr: { 1837c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng if (Commute) 1838c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng return false; 1839c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng ImmVal = -ImmVal; 1840c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng NewUseOpc = ARM::t2SUBri; 1841c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng // Fallthrough 1842c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng } 1843c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng case ARM::t2ADDrr: 1844c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng case ARM::t2ORRrr: 1845c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng case ARM::t2EORrr: { 1846c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng if (!ARM_AM::isT2SOImmTwoPartVal(ImmVal)) 1847c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng return false; 1848c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng SOImmValV1 = (uint32_t)ARM_AM::getT2SOImmTwoPartFirst(ImmVal); 1849c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng SOImmValV2 = (uint32_t)ARM_AM::getT2SOImmTwoPartSecond(ImmVal); 1850c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng switch (UseOpc) { 1851c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng default: break; 1852c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng case ARM::t2ADDrr: NewUseOpc = ARM::t2ADDri; break; 1853c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng case ARM::t2ORRrr: NewUseOpc = ARM::t2ORRri; break; 1854c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng case ARM::t2EORrr: NewUseOpc = ARM::t2EORri; break; 1855c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng } 1856c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng break; 1857c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng } 1858c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng } 1859c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng } 1860c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng } 1861c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng 1862c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng unsigned OpIdx = Commute ? 2 : 1; 1863c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng unsigned Reg1 = UseMI->getOperand(OpIdx).getReg(); 1864c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng bool isKill = UseMI->getOperand(OpIdx).isKill(); 1865c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng unsigned NewReg = MRI->createVirtualRegister(MRI->getRegClass(Reg)); 1866c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng AddDefaultCC(AddDefaultPred(BuildMI(*UseMI->getParent(), 1867c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng *UseMI, UseMI->getDebugLoc(), 1868c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng get(NewUseOpc), NewReg) 1869c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng .addReg(Reg1, getKillRegState(isKill)) 1870c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng .addImm(SOImmValV1))); 1871c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng UseMI->setDesc(get(NewUseOpc)); 1872c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng UseMI->getOperand(1).setReg(NewReg); 1873c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng UseMI->getOperand(1).setIsKill(); 1874c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng UseMI->getOperand(2).ChangeToImmediate(SOImmValV2); 1875c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng DefMI->eraseFromParent(); 1876c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng return true; 1877c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng} 1878c4af4638dfdab0dc3b6257276cfad2ee45053060Evan Cheng 18795f54ce347368105260be2cec497b6a4199dc5789Evan Chengunsigned 18808239daf7c83a65a189c352cce3191cdc3bbfe151Evan ChengARMBaseInstrInfo::getNumMicroOps(const InstrItineraryData *ItinData, 18818239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng const MachineInstr *MI) const { 18823ef1c8759a20167457eb7fd82ebcaffe7ccaa1d1Evan Cheng if (!ItinData || ItinData->isEmpty()) 18835f54ce347368105260be2cec497b6a4199dc5789Evan Cheng return 1; 18845f54ce347368105260be2cec497b6a4199dc5789Evan Cheng 1885e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng const MCInstrDesc &Desc = MI->getDesc(); 18865f54ce347368105260be2cec497b6a4199dc5789Evan Cheng unsigned Class = Desc.getSchedClass(); 1887064312de8641043b084603aa9a6b409bc794eed2Bob Wilson unsigned UOps = ItinData->Itineraries[Class].NumMicroOps; 18885f54ce347368105260be2cec497b6a4199dc5789Evan Cheng if (UOps) 18895f54ce347368105260be2cec497b6a4199dc5789Evan Cheng return UOps; 18905f54ce347368105260be2cec497b6a4199dc5789Evan Cheng 18915f54ce347368105260be2cec497b6a4199dc5789Evan Cheng unsigned Opc = MI->getOpcode(); 18925f54ce347368105260be2cec497b6a4199dc5789Evan Cheng switch (Opc) { 18935f54ce347368105260be2cec497b6a4199dc5789Evan Cheng default: 18945f54ce347368105260be2cec497b6a4199dc5789Evan Cheng llvm_unreachable("Unexpected multi-uops instruction!"); 18955f54ce347368105260be2cec497b6a4199dc5789Evan Cheng break; 189673fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::VLDMQIA: 189773fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::VSTMQIA: 18985f54ce347368105260be2cec497b6a4199dc5789Evan Cheng return 2; 18995f54ce347368105260be2cec497b6a4199dc5789Evan Cheng 19005f54ce347368105260be2cec497b6a4199dc5789Evan Cheng // The number of uOps for load / store multiple are determined by the number 19015f54ce347368105260be2cec497b6a4199dc5789Evan Cheng // registers. 19026e8f4c404825b79f9b9176483653f1aa927dfbdeAndrew Trick // 19033ef1c8759a20167457eb7fd82ebcaffe7ccaa1d1Evan Cheng // On Cortex-A8, each pair of register loads / stores can be scheduled on the 19043ef1c8759a20167457eb7fd82ebcaffe7ccaa1d1Evan Cheng // same cycle. The scheduling for the first load / store must be done 19053ef1c8759a20167457eb7fd82ebcaffe7ccaa1d1Evan Cheng // separately by assuming the the address is not 64-bit aligned. 190673fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling // 19073ef1c8759a20167457eb7fd82ebcaffe7ccaa1d1Evan Cheng // On Cortex-A9, the formula is simply (#reg / 2) + (#reg % 2). If the address 190873fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling // is not 64-bit aligned, then AGU would take an extra cycle. For VFP / NEON 190973fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling // load / store multiple, the formula is (#reg / 2) + (#reg % 2) + 1. 191073fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::VLDMDIA: 191173fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::VLDMDIA_UPD: 191273fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::VLDMDDB_UPD: 191373fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::VLDMSIA: 191473fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::VLDMSIA_UPD: 191573fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::VLDMSDB_UPD: 191673fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::VSTMDIA: 191773fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::VSTMDIA_UPD: 191873fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::VSTMDDB_UPD: 191973fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::VSTMSIA: 192073fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::VSTMSIA_UPD: 192173fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::VSTMSDB_UPD: { 19225f54ce347368105260be2cec497b6a4199dc5789Evan Cheng unsigned NumRegs = MI->getNumOperands() - Desc.getNumOperands(); 19235f54ce347368105260be2cec497b6a4199dc5789Evan Cheng return (NumRegs / 2) + (NumRegs % 2) + 1; 19245f54ce347368105260be2cec497b6a4199dc5789Evan Cheng } 192573fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling 192673fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::LDMIA_RET: 192773fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::LDMIA: 192873fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::LDMDA: 192973fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::LDMDB: 193073fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::LDMIB: 193173fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::LDMIA_UPD: 193273fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::LDMDA_UPD: 193373fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::LDMDB_UPD: 193473fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::LDMIB_UPD: 193573fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::STMIA: 193673fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::STMDA: 193773fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::STMDB: 193873fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::STMIB: 193973fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::STMIA_UPD: 194073fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::STMDA_UPD: 194173fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::STMDB_UPD: 194273fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::STMIB_UPD: 194373fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::tLDMIA: 194473fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::tLDMIA_UPD: 194573fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::tSTMIA_UPD: 19465f54ce347368105260be2cec497b6a4199dc5789Evan Cheng case ARM::tPOP_RET: 19475f54ce347368105260be2cec497b6a4199dc5789Evan Cheng case ARM::tPOP: 19485f54ce347368105260be2cec497b6a4199dc5789Evan Cheng case ARM::tPUSH: 194973fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::t2LDMIA_RET: 195073fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::t2LDMIA: 195173fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::t2LDMDB: 195273fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::t2LDMIA_UPD: 195373fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::t2LDMDB_UPD: 195473fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::t2STMIA: 195573fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::t2STMDB: 195673fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::t2STMIA_UPD: 195773fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::t2STMDB_UPD: { 19583ef1c8759a20167457eb7fd82ebcaffe7ccaa1d1Evan Cheng unsigned NumRegs = MI->getNumOperands() - Desc.getNumOperands() + 1; 19593ef1c8759a20167457eb7fd82ebcaffe7ccaa1d1Evan Cheng if (Subtarget.isCortexA8()) { 19608239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng if (NumRegs < 4) 19618239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng return 2; 19628239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng // 4 registers would be issued: 2, 2. 19638239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng // 5 registers would be issued: 2, 2, 1. 19648239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng UOps = (NumRegs / 2); 19658239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng if (NumRegs % 2) 19668239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng ++UOps; 19678239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng return UOps; 19683ef1c8759a20167457eb7fd82ebcaffe7ccaa1d1Evan Cheng } else if (Subtarget.isCortexA9()) { 19693ef1c8759a20167457eb7fd82ebcaffe7ccaa1d1Evan Cheng UOps = (NumRegs / 2); 19703ef1c8759a20167457eb7fd82ebcaffe7ccaa1d1Evan Cheng // If there are odd number of registers or if it's not 64-bit aligned, 19713ef1c8759a20167457eb7fd82ebcaffe7ccaa1d1Evan Cheng // then it takes an extra AGU (Address Generation Unit) cycle. 19723ef1c8759a20167457eb7fd82ebcaffe7ccaa1d1Evan Cheng if ((NumRegs % 2) || 19733ef1c8759a20167457eb7fd82ebcaffe7ccaa1d1Evan Cheng !MI->hasOneMemOperand() || 19743ef1c8759a20167457eb7fd82ebcaffe7ccaa1d1Evan Cheng (*MI->memoperands_begin())->getAlignment() < 8) 19753ef1c8759a20167457eb7fd82ebcaffe7ccaa1d1Evan Cheng ++UOps; 19763ef1c8759a20167457eb7fd82ebcaffe7ccaa1d1Evan Cheng return UOps; 19773ef1c8759a20167457eb7fd82ebcaffe7ccaa1d1Evan Cheng } else { 19783ef1c8759a20167457eb7fd82ebcaffe7ccaa1d1Evan Cheng // Assume the worst. 19793ef1c8759a20167457eb7fd82ebcaffe7ccaa1d1Evan Cheng return NumRegs; 19802bbb76909126db5bed6bde84b16d94ab5de4d372Michael J. Spencer } 19815f54ce347368105260be2cec497b6a4199dc5789Evan Cheng } 19825f54ce347368105260be2cec497b6a4199dc5789Evan Cheng } 19835f54ce347368105260be2cec497b6a4199dc5789Evan Cheng} 1984a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng 1985a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Chengint 1986344d9db97062736cd66da6c07baa9108b6cfa419Evan ChengARMBaseInstrInfo::getVLDMDefCycle(const InstrItineraryData *ItinData, 1987e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng const MCInstrDesc &DefMCID, 1988344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng unsigned DefClass, 1989344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng unsigned DefIdx, unsigned DefAlign) const { 1990e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng int RegNo = (int)(DefIdx+1) - DefMCID.getNumOperands() + 1; 1991344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng if (RegNo <= 0) 1992344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng // Def is the address writeback. 1993344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng return ItinData->getOperandCycle(DefClass, DefIdx); 1994344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng 1995344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng int DefCycle; 1996344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng if (Subtarget.isCortexA8()) { 1997344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng // (regno / 2) + (regno % 2) + 1 1998344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng DefCycle = RegNo / 2 + 1; 1999344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng if (RegNo % 2) 2000344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng ++DefCycle; 2001344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng } else if (Subtarget.isCortexA9()) { 2002344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng DefCycle = RegNo; 2003344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng bool isSLoad = false; 200473fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling 2005e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng switch (DefMCID.getOpcode()) { 2006344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng default: break; 200773fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::VLDMSIA: 200873fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::VLDMSIA_UPD: 200973fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::VLDMSDB_UPD: 2010344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng isSLoad = true; 2011344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng break; 2012344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng } 201373fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling 2014344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng // If there are odd number of 'S' registers or if it's not 64-bit aligned, 2015344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng // then it takes an extra cycle. 2016344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng if ((isSLoad && (RegNo % 2)) || DefAlign < 8) 2017344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng ++DefCycle; 2018344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng } else { 2019344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng // Assume the worst. 2020344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng DefCycle = RegNo + 2; 2021344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng } 2022344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng 2023344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng return DefCycle; 2024344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng} 2025344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng 2026344d9db97062736cd66da6c07baa9108b6cfa419Evan Chengint 2027344d9db97062736cd66da6c07baa9108b6cfa419Evan ChengARMBaseInstrInfo::getLDMDefCycle(const InstrItineraryData *ItinData, 2028e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng const MCInstrDesc &DefMCID, 2029344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng unsigned DefClass, 2030344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng unsigned DefIdx, unsigned DefAlign) const { 2031e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng int RegNo = (int)(DefIdx+1) - DefMCID.getNumOperands() + 1; 2032344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng if (RegNo <= 0) 2033344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng // Def is the address writeback. 2034344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng return ItinData->getOperandCycle(DefClass, DefIdx); 2035344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng 2036344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng int DefCycle; 2037344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng if (Subtarget.isCortexA8()) { 2038344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng // 4 registers would be issued: 1, 2, 1. 2039344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng // 5 registers would be issued: 1, 2, 2. 2040344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng DefCycle = RegNo / 2; 2041344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng if (DefCycle < 1) 2042344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng DefCycle = 1; 2043344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng // Result latency is issue cycle + 2: E2. 2044344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng DefCycle += 2; 2045344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng } else if (Subtarget.isCortexA9()) { 2046344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng DefCycle = (RegNo / 2); 2047344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng // If there are odd number of registers or if it's not 64-bit aligned, 2048344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng // then it takes an extra AGU (Address Generation Unit) cycle. 2049344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng if ((RegNo % 2) || DefAlign < 8) 2050344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng ++DefCycle; 2051344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng // Result latency is AGU cycles + 2. 2052344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng DefCycle += 2; 2053344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng } else { 2054344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng // Assume the worst. 2055344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng DefCycle = RegNo + 2; 2056344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng } 2057344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng 2058344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng return DefCycle; 2059344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng} 2060344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng 2061344d9db97062736cd66da6c07baa9108b6cfa419Evan Chengint 2062344d9db97062736cd66da6c07baa9108b6cfa419Evan ChengARMBaseInstrInfo::getVSTMUseCycle(const InstrItineraryData *ItinData, 2063e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng const MCInstrDesc &UseMCID, 2064344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng unsigned UseClass, 2065344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng unsigned UseIdx, unsigned UseAlign) const { 2066e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng int RegNo = (int)(UseIdx+1) - UseMCID.getNumOperands() + 1; 2067344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng if (RegNo <= 0) 2068344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng return ItinData->getOperandCycle(UseClass, UseIdx); 2069344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng 2070344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng int UseCycle; 2071344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng if (Subtarget.isCortexA8()) { 2072344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng // (regno / 2) + (regno % 2) + 1 2073344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng UseCycle = RegNo / 2 + 1; 2074344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng if (RegNo % 2) 2075344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng ++UseCycle; 2076344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng } else if (Subtarget.isCortexA9()) { 2077344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng UseCycle = RegNo; 2078344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng bool isSStore = false; 207973fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling 2080e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng switch (UseMCID.getOpcode()) { 2081344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng default: break; 208273fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::VSTMSIA: 208373fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::VSTMSIA_UPD: 208473fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::VSTMSDB_UPD: 2085344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng isSStore = true; 2086344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng break; 2087344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng } 208873fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling 2089344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng // If there are odd number of 'S' registers or if it's not 64-bit aligned, 2090344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng // then it takes an extra cycle. 2091344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng if ((isSStore && (RegNo % 2)) || UseAlign < 8) 2092344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng ++UseCycle; 2093344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng } else { 2094344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng // Assume the worst. 2095344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng UseCycle = RegNo + 2; 2096344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng } 2097344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng 2098344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng return UseCycle; 2099344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng} 2100344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng 2101344d9db97062736cd66da6c07baa9108b6cfa419Evan Chengint 2102344d9db97062736cd66da6c07baa9108b6cfa419Evan ChengARMBaseInstrInfo::getSTMUseCycle(const InstrItineraryData *ItinData, 2103e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng const MCInstrDesc &UseMCID, 2104344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng unsigned UseClass, 2105344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng unsigned UseIdx, unsigned UseAlign) const { 2106e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng int RegNo = (int)(UseIdx+1) - UseMCID.getNumOperands() + 1; 2107344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng if (RegNo <= 0) 2108344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng return ItinData->getOperandCycle(UseClass, UseIdx); 2109344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng 2110344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng int UseCycle; 2111344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng if (Subtarget.isCortexA8()) { 2112344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng UseCycle = RegNo / 2; 2113344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng if (UseCycle < 2) 2114344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng UseCycle = 2; 2115344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng // Read in E3. 2116344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng UseCycle += 2; 2117344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng } else if (Subtarget.isCortexA9()) { 2118344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng UseCycle = (RegNo / 2); 2119344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng // If there are odd number of registers or if it's not 64-bit aligned, 2120344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng // then it takes an extra AGU (Address Generation Unit) cycle. 2121344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng if ((RegNo % 2) || UseAlign < 8) 2122344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng ++UseCycle; 2123344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng } else { 2124344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng // Assume the worst. 2125344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng UseCycle = 1; 2126344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng } 2127344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng return UseCycle; 2128344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng} 2129344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng 2130344d9db97062736cd66da6c07baa9108b6cfa419Evan Chengint 2131a0792de66c8364d47b0a688c7f408efb7b10f31bEvan ChengARMBaseInstrInfo::getOperandLatency(const InstrItineraryData *ItinData, 2132e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng const MCInstrDesc &DefMCID, 2133a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng unsigned DefIdx, unsigned DefAlign, 2134e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng const MCInstrDesc &UseMCID, 2135a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng unsigned UseIdx, unsigned UseAlign) const { 2136e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng unsigned DefClass = DefMCID.getSchedClass(); 2137e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng unsigned UseClass = UseMCID.getSchedClass(); 2138a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng 2139e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng if (DefIdx < DefMCID.getNumDefs() && UseIdx < UseMCID.getNumOperands()) 2140a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng return ItinData->getOperandLatency(DefClass, DefIdx, UseClass, UseIdx); 2141a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng 2142a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng // This may be a def / use of a variable_ops instruction, the operand 2143a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng // latency might be determinable dynamically. Let the target try to 2144a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng // figure it out. 21459e08ee5d16b596078e20787f0b5f36121f099333Evan Cheng int DefCycle = -1; 21467e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng bool LdmBypass = false; 2147e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng switch (DefMCID.getOpcode()) { 2148a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng default: 2149a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng DefCycle = ItinData->getOperandCycle(DefClass, DefIdx); 2150a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng break; 215173fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling 215273fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::VLDMDIA: 215373fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::VLDMDIA_UPD: 215473fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::VLDMDDB_UPD: 215573fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::VLDMSIA: 215673fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::VLDMSIA_UPD: 215773fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::VLDMSDB_UPD: 2158e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng DefCycle = getVLDMDefCycle(ItinData, DefMCID, DefClass, DefIdx, DefAlign); 21595a50ceeaea980962c1982ad535226c7ab06c971cEvan Cheng break; 216073fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling 216173fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::LDMIA_RET: 216273fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::LDMIA: 216373fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::LDMDA: 216473fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::LDMDB: 216573fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::LDMIB: 216673fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::LDMIA_UPD: 216773fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::LDMDA_UPD: 216873fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::LDMDB_UPD: 216973fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::LDMIB_UPD: 217073fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::tLDMIA: 217173fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::tLDMIA_UPD: 2172a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng case ARM::tPUSH: 217373fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::t2LDMIA_RET: 217473fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::t2LDMIA: 217573fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::t2LDMDB: 217673fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::t2LDMIA_UPD: 217773fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::t2LDMDB_UPD: 2178a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng LdmBypass = 1; 2179e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng DefCycle = getLDMDefCycle(ItinData, DefMCID, DefClass, DefIdx, DefAlign); 2180344d9db97062736cd66da6c07baa9108b6cfa419Evan Cheng break; 2181a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng } 2182a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng 2183a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng if (DefCycle == -1) 2184a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng // We can't seem to determine the result latency of the def, assume it's 2. 2185a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng DefCycle = 2; 2186a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng 2187a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng int UseCycle = -1; 2188e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng switch (UseMCID.getOpcode()) { 2189a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng default: 2190a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng UseCycle = ItinData->getOperandCycle(UseClass, UseIdx); 2191a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng break; 219273fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling 219373fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::VSTMDIA: 219473fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::VSTMDIA_UPD: 219573fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::VSTMDDB_UPD: 219673fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::VSTMSIA: 219773fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::VSTMSIA_UPD: 219873fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::VSTMSDB_UPD: 2199e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng UseCycle = getVSTMUseCycle(ItinData, UseMCID, UseClass, UseIdx, UseAlign); 22005a50ceeaea980962c1982ad535226c7ab06c971cEvan Cheng break; 220173fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling 220273fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::STMIA: 220373fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::STMDA: 220473fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::STMDB: 220573fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::STMIB: 220673fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::STMIA_UPD: 220773fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::STMDA_UPD: 220873fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::STMDB_UPD: 220973fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::STMIB_UPD: 221073fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::tSTMIA_UPD: 2211a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng case ARM::tPOP_RET: 2212a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng case ARM::tPOP: 221373fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::t2STMIA: 221473fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::t2STMDB: 221573fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::t2STMIA_UPD: 221673fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::t2STMDB_UPD: 2217e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng UseCycle = getSTMUseCycle(ItinData, UseMCID, UseClass, UseIdx, UseAlign); 22185a50ceeaea980962c1982ad535226c7ab06c971cEvan Cheng break; 2219a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng } 2220a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng 2221a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng if (UseCycle == -1) 2222a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng // Assume it's read in the first stage. 2223a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng UseCycle = 1; 2224a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng 2225a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng UseCycle = DefCycle - UseCycle + 1; 2226a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng if (UseCycle > 0) { 2227a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng if (LdmBypass) { 2228a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng // It's a variable_ops instruction so we can't use DefIdx here. Just use 2229a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng // first def operand. 2230e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng if (ItinData->hasPipelineForwarding(DefClass, DefMCID.getNumOperands()-1, 2231a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng UseClass, UseIdx)) 2232a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng --UseCycle; 2233a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng } else if (ItinData->hasPipelineForwarding(DefClass, DefIdx, 223473fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling UseClass, UseIdx)) { 2235a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng --UseCycle; 223673fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling } 2237a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng } 2238a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng 2239a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng return UseCycle; 2240a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng} 2241a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng 2242a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Chengint 2243a0792de66c8364d47b0a688c7f408efb7b10f31bEvan ChengARMBaseInstrInfo::getOperandLatency(const InstrItineraryData *ItinData, 2244a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng const MachineInstr *DefMI, unsigned DefIdx, 2245a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng const MachineInstr *UseMI, unsigned UseIdx) const { 2246a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng if (DefMI->isCopyLike() || DefMI->isInsertSubreg() || 2247a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng DefMI->isRegSequence() || DefMI->isImplicitDef()) 2248a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng return 1; 2249a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng 2250e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng const MCInstrDesc &DefMCID = DefMI->getDesc(); 2251a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng if (!ItinData || ItinData->isEmpty()) 2252e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng return DefMCID.mayLoad() ? 3 : 1; 2253a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng 2254e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng const MCInstrDesc &UseMCID = UseMI->getDesc(); 2255dd9dd6f857604abdeb5213648ffe50c10ccc59b9Evan Cheng const MachineOperand &DefMO = DefMI->getOperand(DefIdx); 2256e09206d4d7683e2a421104c5cb83f7808ba4b06eEvan Cheng if (DefMO.getReg() == ARM::CPSR) { 2257e09206d4d7683e2a421104c5cb83f7808ba4b06eEvan Cheng if (DefMI->getOpcode() == ARM::FMSTAT) { 2258e09206d4d7683e2a421104c5cb83f7808ba4b06eEvan Cheng // fpscr -> cpsr stalls over 20 cycles on A8 (and earlier?) 2259e09206d4d7683e2a421104c5cb83f7808ba4b06eEvan Cheng return Subtarget.isCortexA9() ? 1 : 20; 2260e09206d4d7683e2a421104c5cb83f7808ba4b06eEvan Cheng } 2261e09206d4d7683e2a421104c5cb83f7808ba4b06eEvan Cheng 2262dd9dd6f857604abdeb5213648ffe50c10ccc59b9Evan Cheng // CPSR set and branch can be paired in the same cycle. 2263e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng if (UseMCID.isBranch()) 2264e09206d4d7683e2a421104c5cb83f7808ba4b06eEvan Cheng return 0; 2265e09206d4d7683e2a421104c5cb83f7808ba4b06eEvan Cheng } 2266dd9dd6f857604abdeb5213648ffe50c10ccc59b9Evan Cheng 2267a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng unsigned DefAlign = DefMI->hasOneMemOperand() 2268a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng ? (*DefMI->memoperands_begin())->getAlignment() : 0; 2269a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng unsigned UseAlign = UseMI->hasOneMemOperand() 2270a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng ? (*UseMI->memoperands_begin())->getAlignment() : 0; 2271e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng int Latency = getOperandLatency(ItinData, DefMCID, DefIdx, DefAlign, 2272e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng UseMCID, UseIdx, UseAlign); 22737e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng 22747e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng if (Latency > 1 && 22757e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng (Subtarget.isCortexA8() || Subtarget.isCortexA9())) { 22767e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng // FIXME: Shifter op hack: no shift (i.e. [r +/- r]) or [r + r << 2] 22777e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng // variants are one cycle cheaper. 2278e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng switch (DefMCID.getOpcode()) { 22797e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng default: break; 22807e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng case ARM::LDRrs: 22817e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng case ARM::LDRBrs: { 22827e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng unsigned ShOpVal = DefMI->getOperand(3).getImm(); 22837e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng unsigned ShImm = ARM_AM::getAM2Offset(ShOpVal); 22847e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng if (ShImm == 0 || 22857e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng (ShImm == 2 && ARM_AM::getAM2ShiftOpc(ShOpVal) == ARM_AM::lsl)) 22867e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng --Latency; 22877e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng break; 22887e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng } 22897e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng case ARM::t2LDRs: 22907e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng case ARM::t2LDRBs: 22917e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng case ARM::t2LDRHs: 22927e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng case ARM::t2LDRSHs: { 22937e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng // Thumb2 mode: lsl only. 22947e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng unsigned ShAmt = DefMI->getOperand(3).getImm(); 22957e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng if (ShAmt == 0 || ShAmt == 2) 22967e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng --Latency; 22977e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng break; 22987e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng } 22997e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng } 23007e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng } 23017e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng 230275b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng if (DefAlign < 8 && Subtarget.isCortexA9()) 2303e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng switch (DefMCID.getOpcode()) { 230475b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng default: break; 230575b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1q8: 230675b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1q16: 230775b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1q32: 230875b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1q64: 230975b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1q8_UPD: 231075b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1q16_UPD: 231175b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1q32_UPD: 231275b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1q64_UPD: 231375b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2d8: 231475b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2d16: 231575b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2d32: 231675b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2q8: 231775b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2q16: 231875b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2q32: 231975b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2d8_UPD: 232075b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2d16_UPD: 232175b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2d32_UPD: 232275b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2q8_UPD: 232375b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2q16_UPD: 232475b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2q32_UPD: 232575b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD3d8: 232675b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD3d16: 232775b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD3d32: 232875b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1d64T: 232975b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD3d8_UPD: 233075b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD3d16_UPD: 233175b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD3d32_UPD: 233275b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1d64T_UPD: 233375b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD3q8_UPD: 233475b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD3q16_UPD: 233575b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD3q32_UPD: 233675b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4d8: 233775b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4d16: 233875b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4d32: 233975b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1d64Q: 234075b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4d8_UPD: 234175b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4d16_UPD: 234275b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4d32_UPD: 234375b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1d64Q_UPD: 234475b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4q8_UPD: 234575b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4q16_UPD: 234675b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4q32_UPD: 234775b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1DUPq8: 234875b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1DUPq16: 234975b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1DUPq32: 235075b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1DUPq8_UPD: 235175b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1DUPq16_UPD: 235275b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1DUPq32_UPD: 235375b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2DUPd8: 235475b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2DUPd16: 235575b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2DUPd32: 235675b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2DUPd8_UPD: 235775b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2DUPd16_UPD: 235875b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2DUPd32_UPD: 235975b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4DUPd8: 236075b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4DUPd16: 236175b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4DUPd32: 236275b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4DUPd8_UPD: 236375b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4DUPd16_UPD: 236475b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4DUPd32_UPD: 236575b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1LNd8: 236675b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1LNd16: 236775b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1LNd32: 236875b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1LNd8_UPD: 236975b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1LNd16_UPD: 237075b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1LNd32_UPD: 237175b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2LNd8: 237275b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2LNd16: 237375b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2LNd32: 237475b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2LNq16: 237575b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2LNq32: 237675b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2LNd8_UPD: 237775b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2LNd16_UPD: 237875b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2LNd32_UPD: 237975b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2LNq16_UPD: 238075b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2LNq32_UPD: 238175b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4LNd8: 238275b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4LNd16: 238375b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4LNd32: 238475b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4LNq16: 238575b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4LNq32: 238675b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4LNd8_UPD: 238775b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4LNd16_UPD: 238875b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4LNd32_UPD: 238975b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4LNq16_UPD: 239075b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4LNq32_UPD: 239175b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng // If the address is not 64-bit aligned, the latencies of these 239275b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng // instructions increases by one. 239375b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng ++Latency; 239475b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng break; 239575b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng } 239675b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng 23977e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng return Latency; 2398a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng} 2399a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng 2400a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Chengint 2401a0792de66c8364d47b0a688c7f408efb7b10f31bEvan ChengARMBaseInstrInfo::getOperandLatency(const InstrItineraryData *ItinData, 2402a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng SDNode *DefNode, unsigned DefIdx, 2403a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng SDNode *UseNode, unsigned UseIdx) const { 2404a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng if (!DefNode->isMachineOpcode()) 2405a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng return 1; 2406a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng 2407e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng const MCInstrDesc &DefMCID = get(DefNode->getMachineOpcode()); 2408c8bfd1d78ff9a307d1d4cb57cce4549b538e60f4Andrew Trick 2409e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng if (isZeroCost(DefMCID.Opcode)) 2410c8bfd1d78ff9a307d1d4cb57cce4549b538e60f4Andrew Trick return 0; 2411c8bfd1d78ff9a307d1d4cb57cce4549b538e60f4Andrew Trick 2412a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng if (!ItinData || ItinData->isEmpty()) 2413e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng return DefMCID.mayLoad() ? 3 : 1; 2414a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng 2415089751535d6e9adf65842e2ca5867bf9a70e1e95Evan Cheng if (!UseNode->isMachineOpcode()) { 2416e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng int Latency = ItinData->getOperandCycle(DefMCID.getSchedClass(), DefIdx); 2417089751535d6e9adf65842e2ca5867bf9a70e1e95Evan Cheng if (Subtarget.isCortexA9()) 2418089751535d6e9adf65842e2ca5867bf9a70e1e95Evan Cheng return Latency <= 2 ? 1 : Latency - 1; 2419089751535d6e9adf65842e2ca5867bf9a70e1e95Evan Cheng else 2420089751535d6e9adf65842e2ca5867bf9a70e1e95Evan Cheng return Latency <= 3 ? 1 : Latency - 2; 2421089751535d6e9adf65842e2ca5867bf9a70e1e95Evan Cheng } 2422a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng 2423e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng const MCInstrDesc &UseMCID = get(UseNode->getMachineOpcode()); 2424a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng const MachineSDNode *DefMN = dyn_cast<MachineSDNode>(DefNode); 2425a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng unsigned DefAlign = !DefMN->memoperands_empty() 2426a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng ? (*DefMN->memoperands_begin())->getAlignment() : 0; 2427a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng const MachineSDNode *UseMN = dyn_cast<MachineSDNode>(UseNode); 2428a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng unsigned UseAlign = !UseMN->memoperands_empty() 2429a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng ? (*UseMN->memoperands_begin())->getAlignment() : 0; 2430e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng int Latency = getOperandLatency(ItinData, DefMCID, DefIdx, DefAlign, 2431e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng UseMCID, UseIdx, UseAlign); 24327e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng 24337e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng if (Latency > 1 && 24347e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng (Subtarget.isCortexA8() || Subtarget.isCortexA9())) { 24357e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng // FIXME: Shifter op hack: no shift (i.e. [r +/- r]) or [r + r << 2] 24367e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng // variants are one cycle cheaper. 2437e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng switch (DefMCID.getOpcode()) { 24387e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng default: break; 24397e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng case ARM::LDRrs: 24407e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng case ARM::LDRBrs: { 24417e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng unsigned ShOpVal = 24427e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng cast<ConstantSDNode>(DefNode->getOperand(2))->getZExtValue(); 24437e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng unsigned ShImm = ARM_AM::getAM2Offset(ShOpVal); 24447e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng if (ShImm == 0 || 24457e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng (ShImm == 2 && ARM_AM::getAM2ShiftOpc(ShOpVal) == ARM_AM::lsl)) 24467e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng --Latency; 24477e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng break; 24487e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng } 24497e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng case ARM::t2LDRs: 24507e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng case ARM::t2LDRBs: 24517e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng case ARM::t2LDRHs: 24527e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng case ARM::t2LDRSHs: { 24537e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng // Thumb2 mode: lsl only. 24547e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng unsigned ShAmt = 24557e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng cast<ConstantSDNode>(DefNode->getOperand(2))->getZExtValue(); 24567e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng if (ShAmt == 0 || ShAmt == 2) 24577e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng --Latency; 24587e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng break; 24597e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng } 24607e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng } 24617e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng } 24627e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng 246375b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng if (DefAlign < 8 && Subtarget.isCortexA9()) 2464e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng switch (DefMCID.getOpcode()) { 246575b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng default: break; 246675b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1q8Pseudo: 246775b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1q16Pseudo: 246875b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1q32Pseudo: 246975b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1q64Pseudo: 247075b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1q8Pseudo_UPD: 247175b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1q16Pseudo_UPD: 247275b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1q32Pseudo_UPD: 247375b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1q64Pseudo_UPD: 247475b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2d8Pseudo: 247575b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2d16Pseudo: 247675b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2d32Pseudo: 247775b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2q8Pseudo: 247875b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2q16Pseudo: 247975b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2q32Pseudo: 248075b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2d8Pseudo_UPD: 248175b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2d16Pseudo_UPD: 248275b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2d32Pseudo_UPD: 248375b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2q8Pseudo_UPD: 248475b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2q16Pseudo_UPD: 248575b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2q32Pseudo_UPD: 248675b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD3d8Pseudo: 248775b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD3d16Pseudo: 248875b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD3d32Pseudo: 248975b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1d64TPseudo: 249075b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD3d8Pseudo_UPD: 249175b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD3d16Pseudo_UPD: 249275b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD3d32Pseudo_UPD: 249375b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1d64TPseudo_UPD: 249475b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD3q8Pseudo_UPD: 249575b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD3q16Pseudo_UPD: 249675b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD3q32Pseudo_UPD: 249775b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD3q8oddPseudo: 249875b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD3q16oddPseudo: 249975b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD3q32oddPseudo: 250075b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD3q8oddPseudo_UPD: 250175b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD3q16oddPseudo_UPD: 250275b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD3q32oddPseudo_UPD: 250375b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4d8Pseudo: 250475b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4d16Pseudo: 250575b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4d32Pseudo: 250675b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1d64QPseudo: 250775b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4d8Pseudo_UPD: 250875b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4d16Pseudo_UPD: 250975b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4d32Pseudo_UPD: 251075b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1d64QPseudo_UPD: 251175b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4q8Pseudo_UPD: 251275b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4q16Pseudo_UPD: 251375b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4q32Pseudo_UPD: 251475b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4q8oddPseudo: 251575b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4q16oddPseudo: 251675b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4q32oddPseudo: 251775b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4q8oddPseudo_UPD: 251875b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4q16oddPseudo_UPD: 251975b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4q32oddPseudo_UPD: 252075b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1DUPq8Pseudo: 252175b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1DUPq16Pseudo: 252275b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1DUPq32Pseudo: 252375b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1DUPq8Pseudo_UPD: 252475b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1DUPq16Pseudo_UPD: 252575b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1DUPq32Pseudo_UPD: 252675b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2DUPd8Pseudo: 252775b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2DUPd16Pseudo: 252875b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2DUPd32Pseudo: 252975b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2DUPd8Pseudo_UPD: 253075b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2DUPd16Pseudo_UPD: 253175b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2DUPd32Pseudo_UPD: 253275b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4DUPd8Pseudo: 253375b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4DUPd16Pseudo: 253475b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4DUPd32Pseudo: 253575b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4DUPd8Pseudo_UPD: 253675b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4DUPd16Pseudo_UPD: 253775b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4DUPd32Pseudo_UPD: 253875b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1LNq8Pseudo: 253975b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1LNq16Pseudo: 254075b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1LNq32Pseudo: 254175b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1LNq8Pseudo_UPD: 254275b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1LNq16Pseudo_UPD: 254375b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD1LNq32Pseudo_UPD: 254475b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2LNd8Pseudo: 254575b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2LNd16Pseudo: 254675b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2LNd32Pseudo: 254775b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2LNq16Pseudo: 254875b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2LNq32Pseudo: 254975b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2LNd8Pseudo_UPD: 255075b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2LNd16Pseudo_UPD: 255175b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2LNd32Pseudo_UPD: 255275b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2LNq16Pseudo_UPD: 255375b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD2LNq32Pseudo_UPD: 255475b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4LNd8Pseudo: 255575b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4LNd16Pseudo: 255675b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4LNd32Pseudo: 255775b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4LNq16Pseudo: 255875b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4LNq32Pseudo: 255975b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4LNd8Pseudo_UPD: 256075b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4LNd16Pseudo_UPD: 256175b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4LNd32Pseudo_UPD: 256275b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4LNq16Pseudo_UPD: 256375b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng case ARM::VLD4LNq32Pseudo_UPD: 256475b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng // If the address is not 64-bit aligned, the latencies of these 256575b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng // instructions increases by one. 256675b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng ++Latency; 256775b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng break; 256875b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng } 256975b41f1540f35ef0fd5e4a52c1840f1a19debb03Evan Cheng 25707e2fe9150f905167f6685c9730911c2abc08293cEvan Cheng return Latency; 2571a0792de66c8364d47b0a688c7f408efb7b10f31bEvan Cheng} 25722312842de0c641107dd04d7e056d02491cc781caEvan Cheng 25738239daf7c83a65a189c352cce3191cdc3bbfe151Evan Chengint ARMBaseInstrInfo::getInstrLatency(const InstrItineraryData *ItinData, 25748239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng const MachineInstr *MI, 25758239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng unsigned *PredCost) const { 25768239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng if (MI->isCopyLike() || MI->isInsertSubreg() || 25778239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng MI->isRegSequence() || MI->isImplicitDef()) 25788239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng return 1; 25798239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng 25808239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng if (!ItinData || ItinData->isEmpty()) 25818239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng return 1; 25828239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng 2583e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng const MCInstrDesc &MCID = MI->getDesc(); 2584e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng unsigned Class = MCID.getSchedClass(); 25858239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng unsigned UOps = ItinData->Itineraries[Class].NumMicroOps; 2586e837dead3c8dc3445ef6a0e2322179c57e264a13Evan Cheng if (PredCost && MCID.hasImplicitDefOfPhysReg(ARM::CPSR)) 25878239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng // When predicated, CPSR is an additional source operand for CPSR updating 25888239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng // instructions, this apparently increases their latencies. 25898239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng *PredCost = 1; 25908239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng if (UOps) 25918239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng return ItinData->getStageLatency(Class); 25928239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng return getNumMicroOps(ItinData, MI); 25938239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng} 25948239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng 25958239daf7c83a65a189c352cce3191cdc3bbfe151Evan Chengint ARMBaseInstrInfo::getInstrLatency(const InstrItineraryData *ItinData, 25968239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng SDNode *Node) const { 25978239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng if (!Node->isMachineOpcode()) 25988239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng return 1; 25998239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng 26008239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng if (!ItinData || ItinData->isEmpty()) 26018239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng return 1; 26028239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng 26038239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng unsigned Opcode = Node->getMachineOpcode(); 26048239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng switch (Opcode) { 26058239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng default: 26068239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng return ItinData->getStageLatency(get(Opcode).getSchedClass()); 260773fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::VLDMQIA: 260873fe34a3ee866867d5028f4a9afa2c3b8efebcbaBill Wendling case ARM::VSTMQIA: 26098239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng return 2; 26108b3ca6216d62bf3f729c2e122dcfeb7c4d7500dcEric Christopher } 26118239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng} 26128239daf7c83a65a189c352cce3191cdc3bbfe151Evan Cheng 26132312842de0c641107dd04d7e056d02491cc781caEvan Chengbool ARMBaseInstrInfo:: 26142312842de0c641107dd04d7e056d02491cc781caEvan ChenghasHighOperandLatency(const InstrItineraryData *ItinData, 26152312842de0c641107dd04d7e056d02491cc781caEvan Cheng const MachineRegisterInfo *MRI, 26162312842de0c641107dd04d7e056d02491cc781caEvan Cheng const MachineInstr *DefMI, unsigned DefIdx, 26172312842de0c641107dd04d7e056d02491cc781caEvan Cheng const MachineInstr *UseMI, unsigned UseIdx) const { 26182312842de0c641107dd04d7e056d02491cc781caEvan Cheng unsigned DDomain = DefMI->getDesc().TSFlags & ARMII::DomainMask; 26192312842de0c641107dd04d7e056d02491cc781caEvan Cheng unsigned UDomain = UseMI->getDesc().TSFlags & ARMII::DomainMask; 26202312842de0c641107dd04d7e056d02491cc781caEvan Cheng if (Subtarget.isCortexA8() && 26212312842de0c641107dd04d7e056d02491cc781caEvan Cheng (DDomain == ARMII::DomainVFP || UDomain == ARMII::DomainVFP)) 26222312842de0c641107dd04d7e056d02491cc781caEvan Cheng // CortexA8 VFP instructions are not pipelined. 26232312842de0c641107dd04d7e056d02491cc781caEvan Cheng return true; 26242312842de0c641107dd04d7e056d02491cc781caEvan Cheng 26252312842de0c641107dd04d7e056d02491cc781caEvan Cheng // Hoist VFP / NEON instructions with 4 or higher latency. 26262312842de0c641107dd04d7e056d02491cc781caEvan Cheng int Latency = getOperandLatency(ItinData, DefMI, DefIdx, UseMI, UseIdx); 26272312842de0c641107dd04d7e056d02491cc781caEvan Cheng if (Latency <= 3) 26282312842de0c641107dd04d7e056d02491cc781caEvan Cheng return false; 26292312842de0c641107dd04d7e056d02491cc781caEvan Cheng return DDomain == ARMII::DomainVFP || DDomain == ARMII::DomainNEON || 26302312842de0c641107dd04d7e056d02491cc781caEvan Cheng UDomain == ARMII::DomainVFP || UDomain == ARMII::DomainNEON; 26312312842de0c641107dd04d7e056d02491cc781caEvan Cheng} 2632c8141dfc7f983cb04e65d8acd6bcbdc8e4b8a0aeEvan Cheng 2633c8141dfc7f983cb04e65d8acd6bcbdc8e4b8a0aeEvan Chengbool ARMBaseInstrInfo:: 2634c8141dfc7f983cb04e65d8acd6bcbdc8e4b8a0aeEvan ChenghasLowDefLatency(const InstrItineraryData *ItinData, 2635c8141dfc7f983cb04e65d8acd6bcbdc8e4b8a0aeEvan Cheng const MachineInstr *DefMI, unsigned DefIdx) const { 2636c8141dfc7f983cb04e65d8acd6bcbdc8e4b8a0aeEvan Cheng if (!ItinData || ItinData->isEmpty()) 2637c8141dfc7f983cb04e65d8acd6bcbdc8e4b8a0aeEvan Cheng return false; 2638c8141dfc7f983cb04e65d8acd6bcbdc8e4b8a0aeEvan Cheng 2639c8141dfc7f983cb04e65d8acd6bcbdc8e4b8a0aeEvan Cheng unsigned DDomain = DefMI->getDesc().TSFlags & ARMII::DomainMask; 2640c8141dfc7f983cb04e65d8acd6bcbdc8e4b8a0aeEvan Cheng if (DDomain == ARMII::DomainGeneral) { 2641c8141dfc7f983cb04e65d8acd6bcbdc8e4b8a0aeEvan Cheng unsigned DefClass = DefMI->getDesc().getSchedClass(); 2642c8141dfc7f983cb04e65d8acd6bcbdc8e4b8a0aeEvan Cheng int DefCycle = ItinData->getOperandCycle(DefClass, DefIdx); 2643c8141dfc7f983cb04e65d8acd6bcbdc8e4b8a0aeEvan Cheng return (DefCycle != -1 && DefCycle <= 2); 2644c8141dfc7f983cb04e65d8acd6bcbdc8e4b8a0aeEvan Cheng } 2645c8141dfc7f983cb04e65d8acd6bcbdc8e4b8a0aeEvan Cheng return false; 2646c8141dfc7f983cb04e65d8acd6bcbdc8e4b8a0aeEvan Cheng} 264748575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng 264848575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Chengbool 264948575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan ChengARMBaseInstrInfo::isFpMLxInstruction(unsigned Opcode, unsigned &MulOpc, 265048575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng unsigned &AddSubOpc, 265148575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng bool &NegAcc, bool &HasLane) const { 265248575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng DenseMap<unsigned, unsigned>::const_iterator I = MLxEntryMap.find(Opcode); 265348575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng if (I == MLxEntryMap.end()) 265448575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng return false; 265548575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng 265648575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng const ARM_MLxEntry &Entry = ARM_MLxTable[I->second]; 265748575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng MulOpc = Entry.MulOpc; 265848575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng AddSubOpc = Entry.AddSubOpc; 265948575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng NegAcc = Entry.NegAcc; 266048575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng HasLane = Entry.HasLane; 266148575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng return true; 266248575f6ea7d5cd21ab29ca370f58fcf9ca31400bEvan Cheng} 2663