X86InstrInfo.h revision ca1267c02b025cc719190b05f9e1a5d174a9caf7
11e60a9165dc4d6ce5650dacc026f2942696af920Chris Lattner//===- X86InstrInfo.h - X86 Instruction Information ------------*- C++ -*- ===// 20e0a7a45d3d0a8c865a078459d2e1c6d8967a100Misha Brukman// 3856ba76200ec2302f2fe500bc507f426c7d566c8John Criswell// The LLVM Compiler Infrastructure 4856ba76200ec2302f2fe500bc507f426c7d566c8John Criswell// 54ee451de366474b9c228b4e5fa573795a715216dChris Lattner// This file is distributed under the University of Illinois Open Source 64ee451de366474b9c228b4e5fa573795a715216dChris Lattner// License. See LICENSE.TXT for details. 70e0a7a45d3d0a8c865a078459d2e1c6d8967a100Misha Brukman// 8856ba76200ec2302f2fe500bc507f426c7d566c8John Criswell//===----------------------------------------------------------------------===// 9726140821f96e3472a8eccef0c67c0b5ad65a1d9Chris Lattner// 103501feab811c86c9659248a4875fc31a3165f84dChris Lattner// This file contains the X86 implementation of the TargetInstrInfo class. 11726140821f96e3472a8eccef0c67c0b5ad65a1d9Chris Lattner// 12726140821f96e3472a8eccef0c67c0b5ad65a1d9Chris Lattner//===----------------------------------------------------------------------===// 13726140821f96e3472a8eccef0c67c0b5ad65a1d9Chris Lattner 14726140821f96e3472a8eccef0c67c0b5ad65a1d9Chris Lattner#ifndef X86INSTRUCTIONINFO_H 15726140821f96e3472a8eccef0c67c0b5ad65a1d9Chris Lattner#define X86INSTRUCTIONINFO_H 16726140821f96e3472a8eccef0c67c0b5ad65a1d9Chris Lattner 173501feab811c86c9659248a4875fc31a3165f84dChris Lattner#include "llvm/Target/TargetInstrInfo.h" 18726140821f96e3472a8eccef0c67c0b5ad65a1d9Chris Lattner#include "X86RegisterInfo.h" 196259d51c91d7da9bf16114849236b5bdfa85f35eBill Wendling#include "llvm/ADT/IndexedMap.h" 206f0d024a534af18d9e60b3ea757376cd8a3a980eDan Gohman#include "llvm/Target/TargetRegisterInfo.h" 21726140821f96e3472a8eccef0c67c0b5ad65a1d9Chris Lattner 22d0fde30ce850b78371fd1386338350591f9ff494Brian Gaekenamespace llvm { 2325ab690a43cbbb591b76d49e3595b019c32f4b3fEvan Cheng class X86RegisterInfo; 24aa3c1410b427909da350f2b5e8d4ec3db62a3618Evan Cheng class X86TargetMachine; 25d0fde30ce850b78371fd1386338350591f9ff494Brian Gaeke 267fbe9723e32ff35c4ad765c88209ef9321475a1bChris Lattnernamespace X86 { 277fbe9723e32ff35c4ad765c88209ef9321475a1bChris Lattner // X86 specific condition code. These correspond to X86_*_COND in 287fbe9723e32ff35c4ad765c88209ef9321475a1bChris Lattner // X86InstrInfo.td. They must be kept in synch. 297fbe9723e32ff35c4ad765c88209ef9321475a1bChris Lattner enum CondCode { 307fbe9723e32ff35c4ad765c88209ef9321475a1bChris Lattner COND_A = 0, 317fbe9723e32ff35c4ad765c88209ef9321475a1bChris Lattner COND_AE = 1, 327fbe9723e32ff35c4ad765c88209ef9321475a1bChris Lattner COND_B = 2, 337fbe9723e32ff35c4ad765c88209ef9321475a1bChris Lattner COND_BE = 3, 347fbe9723e32ff35c4ad765c88209ef9321475a1bChris Lattner COND_E = 4, 357fbe9723e32ff35c4ad765c88209ef9321475a1bChris Lattner COND_G = 5, 367fbe9723e32ff35c4ad765c88209ef9321475a1bChris Lattner COND_GE = 6, 377fbe9723e32ff35c4ad765c88209ef9321475a1bChris Lattner COND_L = 7, 387fbe9723e32ff35c4ad765c88209ef9321475a1bChris Lattner COND_LE = 8, 397fbe9723e32ff35c4ad765c88209ef9321475a1bChris Lattner COND_NE = 9, 407fbe9723e32ff35c4ad765c88209ef9321475a1bChris Lattner COND_NO = 10, 417fbe9723e32ff35c4ad765c88209ef9321475a1bChris Lattner COND_NP = 11, 427fbe9723e32ff35c4ad765c88209ef9321475a1bChris Lattner COND_NS = 12, 437fbe9723e32ff35c4ad765c88209ef9321475a1bChris Lattner COND_O = 13, 447fbe9723e32ff35c4ad765c88209ef9321475a1bChris Lattner COND_P = 14, 457fbe9723e32ff35c4ad765c88209ef9321475a1bChris Lattner COND_S = 15, 467fbe9723e32ff35c4ad765c88209ef9321475a1bChris Lattner COND_INVALID 477fbe9723e32ff35c4ad765c88209ef9321475a1bChris Lattner }; 486634e26aa11b0e2eabde8b3b463bb943364f8d9dChristopher Lamb 497fbe9723e32ff35c4ad765c88209ef9321475a1bChris Lattner // Turn condition code into conditional branch opcode. 507fbe9723e32ff35c4ad765c88209ef9321475a1bChris Lattner unsigned GetCondBranchFromCond(CondCode CC); 519cd68759178f9fe25c72253d338e78e414f1d770Chris Lattner 529cd68759178f9fe25c72253d338e78e414f1d770Chris Lattner /// GetOppositeBranchCondition - Return the inverse of the specified cond, 539cd68759178f9fe25c72253d338e78e414f1d770Chris Lattner /// e.g. turning COND_E to COND_NE. 549cd68759178f9fe25c72253d338e78e414f1d770Chris Lattner CondCode GetOppositeBranchCondition(X86::CondCode CC); 559cd68759178f9fe25c72253d338e78e414f1d770Chris Lattner 567fbe9723e32ff35c4ad765c88209ef9321475a1bChris Lattner} 577fbe9723e32ff35c4ad765c88209ef9321475a1bChris Lattner 589d17740295838f94120646ef619b2e187f2d71bdChris Lattner/// X86II - This namespace holds all of the target specific flags that 599d17740295838f94120646ef619b2e187f2d71bdChris Lattner/// instruction info tracks. 609d17740295838f94120646ef619b2e187f2d71bdChris Lattner/// 619d17740295838f94120646ef619b2e187f2d71bdChris Lattnernamespace X86II { 629d17740295838f94120646ef619b2e187f2d71bdChris Lattner enum { 636aab9cf65cd1e96f9d0fa99f8453da454648bba1Chris Lattner //===------------------------------------------------------------------===// 646aab9cf65cd1e96f9d0fa99f8453da454648bba1Chris Lattner // Instruction types. These are the standard/most common forms for X86 656aab9cf65cd1e96f9d0fa99f8453da454648bba1Chris Lattner // instructions. 666aab9cf65cd1e96f9d0fa99f8453da454648bba1Chris Lattner // 676aab9cf65cd1e96f9d0fa99f8453da454648bba1Chris Lattner 684c299f5da1013cd36563a82f188c731b2758074dChris Lattner // PseudoFrm - This represents an instruction that is a pseudo instruction 694c299f5da1013cd36563a82f188c731b2758074dChris Lattner // or one that has not been implemented yet. It is illegal to code generate 704c299f5da1013cd36563a82f188c731b2758074dChris Lattner // it, but tolerated for intermediate implementation stages. 714c299f5da1013cd36563a82f188c731b2758074dChris Lattner Pseudo = 0, 724c299f5da1013cd36563a82f188c731b2758074dChris Lattner 736aab9cf65cd1e96f9d0fa99f8453da454648bba1Chris Lattner /// Raw - This form is for instructions that don't have any operands, so 746aab9cf65cd1e96f9d0fa99f8453da454648bba1Chris Lattner /// they are just a fixed opcode value, like 'leave'. 754c299f5da1013cd36563a82f188c731b2758074dChris Lattner RawFrm = 1, 760e0a7a45d3d0a8c865a078459d2e1c6d8967a100Misha Brukman 776aab9cf65cd1e96f9d0fa99f8453da454648bba1Chris Lattner /// AddRegFrm - This form is used for instructions like 'push r32' that have 786aab9cf65cd1e96f9d0fa99f8453da454648bba1Chris Lattner /// their one register operand added to their opcode. 794c299f5da1013cd36563a82f188c731b2758074dChris Lattner AddRegFrm = 2, 806aab9cf65cd1e96f9d0fa99f8453da454648bba1Chris Lattner 816aab9cf65cd1e96f9d0fa99f8453da454648bba1Chris Lattner /// MRMDestReg - This form is used for instructions that use the Mod/RM byte 826aab9cf65cd1e96f9d0fa99f8453da454648bba1Chris Lattner /// to specify a destination, which in this case is a register. 836aab9cf65cd1e96f9d0fa99f8453da454648bba1Chris Lattner /// 844c299f5da1013cd36563a82f188c731b2758074dChris Lattner MRMDestReg = 3, 856aab9cf65cd1e96f9d0fa99f8453da454648bba1Chris Lattner 866aab9cf65cd1e96f9d0fa99f8453da454648bba1Chris Lattner /// MRMDestMem - This form is used for instructions that use the Mod/RM byte 876aab9cf65cd1e96f9d0fa99f8453da454648bba1Chris Lattner /// to specify a destination, which in this case is memory. 886aab9cf65cd1e96f9d0fa99f8453da454648bba1Chris Lattner /// 894c299f5da1013cd36563a82f188c731b2758074dChris Lattner MRMDestMem = 4, 906aab9cf65cd1e96f9d0fa99f8453da454648bba1Chris Lattner 916aab9cf65cd1e96f9d0fa99f8453da454648bba1Chris Lattner /// MRMSrcReg - This form is used for instructions that use the Mod/RM byte 926aab9cf65cd1e96f9d0fa99f8453da454648bba1Chris Lattner /// to specify a source, which in this case is a register. 936aab9cf65cd1e96f9d0fa99f8453da454648bba1Chris Lattner /// 944c299f5da1013cd36563a82f188c731b2758074dChris Lattner MRMSrcReg = 5, 956aab9cf65cd1e96f9d0fa99f8453da454648bba1Chris Lattner 966aab9cf65cd1e96f9d0fa99f8453da454648bba1Chris Lattner /// MRMSrcMem - This form is used for instructions that use the Mod/RM byte 976aab9cf65cd1e96f9d0fa99f8453da454648bba1Chris Lattner /// to specify a source, which in this case is memory. 986aab9cf65cd1e96f9d0fa99f8453da454648bba1Chris Lattner /// 994c299f5da1013cd36563a82f188c731b2758074dChris Lattner MRMSrcMem = 6, 1000e0a7a45d3d0a8c865a078459d2e1c6d8967a100Misha Brukman 101169584ed45f62f91599bed3d019640e168d815eaAlkis Evlogimenos /// MRM[0-7][rm] - These forms are used to represent instructions that use 10285b39f229f3146e57d059f1c774400e4bde23987Chris Lattner /// a Mod/RM byte, and use the middle field to hold extended opcode 10385b39f229f3146e57d059f1c774400e4bde23987Chris Lattner /// information. In the intel manual these are represented as /0, /1, ... 10485b39f229f3146e57d059f1c774400e4bde23987Chris Lattner /// 10585b39f229f3146e57d059f1c774400e4bde23987Chris Lattner 10685b39f229f3146e57d059f1c774400e4bde23987Chris Lattner // First, instructions that operate on a register r/m operand... 107169584ed45f62f91599bed3d019640e168d815eaAlkis Evlogimenos MRM0r = 16, MRM1r = 17, MRM2r = 18, MRM3r = 19, // Format /0 /1 /2 /3 108169584ed45f62f91599bed3d019640e168d815eaAlkis Evlogimenos MRM4r = 20, MRM5r = 21, MRM6r = 22, MRM7r = 23, // Format /4 /5 /6 /7 10985b39f229f3146e57d059f1c774400e4bde23987Chris Lattner 11085b39f229f3146e57d059f1c774400e4bde23987Chris Lattner // Next, instructions that operate on a memory r/m operand... 111169584ed45f62f91599bed3d019640e168d815eaAlkis Evlogimenos MRM0m = 24, MRM1m = 25, MRM2m = 26, MRM3m = 27, // Format /0 /1 /2 /3 112169584ed45f62f91599bed3d019640e168d815eaAlkis Evlogimenos MRM4m = 28, MRM5m = 29, MRM6m = 30, MRM7m = 31, // Format /4 /5 /6 /7 1136aab9cf65cd1e96f9d0fa99f8453da454648bba1Chris Lattner 1143c55c54a877b3e5a79053df8f6080f505c9d1ff4Evan Cheng // MRMInitReg - This form is used for instructions whose source and 1153c55c54a877b3e5a79053df8f6080f505c9d1ff4Evan Cheng // destinations are the same register. 1163c55c54a877b3e5a79053df8f6080f505c9d1ff4Evan Cheng MRMInitReg = 32, 1173c55c54a877b3e5a79053df8f6080f505c9d1ff4Evan Cheng 1183c55c54a877b3e5a79053df8f6080f505c9d1ff4Evan Cheng FormMask = 63, 1196aab9cf65cd1e96f9d0fa99f8453da454648bba1Chris Lattner 1206aab9cf65cd1e96f9d0fa99f8453da454648bba1Chris Lattner //===------------------------------------------------------------------===// 1216aab9cf65cd1e96f9d0fa99f8453da454648bba1Chris Lattner // Actual flags... 1226aab9cf65cd1e96f9d0fa99f8453da454648bba1Chris Lattner 12311e53e3c384e9e25f53a0aec3acf0a725efafeabChris Lattner // OpSize - Set if this instruction requires an operand size prefix (0x66), 12411e53e3c384e9e25f53a0aec3acf0a725efafeabChris Lattner // which most often indicates that the instruction operates on 16 bit data 12511e53e3c384e9e25f53a0aec3acf0a725efafeabChris Lattner // instead of 32 bit data. 1263c55c54a877b3e5a79053df8f6080f505c9d1ff4Evan Cheng OpSize = 1 << 6, 1274c299f5da1013cd36563a82f188c731b2758074dChris Lattner 12825ab690a43cbbb591b76d49e3595b019c32f4b3fEvan Cheng // AsSize - Set if this instruction requires an operand size prefix (0x67), 12925ab690a43cbbb591b76d49e3595b019c32f4b3fEvan Cheng // which most often indicates that the instruction address 16 bit address 13025ab690a43cbbb591b76d49e3595b019c32f4b3fEvan Cheng // instead of 32 bit address (or 32 bit address in 64 bit mode). 13125ab690a43cbbb591b76d49e3595b019c32f4b3fEvan Cheng AdSize = 1 << 7, 13225ab690a43cbbb591b76d49e3595b019c32f4b3fEvan Cheng 13325ab690a43cbbb591b76d49e3595b019c32f4b3fEvan Cheng //===------------------------------------------------------------------===// 1344c299f5da1013cd36563a82f188c731b2758074dChris Lattner // Op0Mask - There are several prefix bytes that are used to form two byte 135915e5e56d7cc8e140d33202eed6244ed0356ed1fChris Lattner // opcodes. These are currently 0x0F, 0xF3, and 0xD8-0xDF. This mask is 136915e5e56d7cc8e140d33202eed6244ed0356ed1fChris Lattner // used to obtain the setting of this field. If no bits in this field is 137915e5e56d7cc8e140d33202eed6244ed0356ed1fChris Lattner // set, there is no prefix byte for obtaining a multibyte opcode. 1384c299f5da1013cd36563a82f188c731b2758074dChris Lattner // 13925ab690a43cbbb591b76d49e3595b019c32f4b3fEvan Cheng Op0Shift = 8, 1402959b6ec49be09096cf0a5e7504d2a1ec15ef2b3Chris Lattner Op0Mask = 0xF << Op0Shift, 1414c299f5da1013cd36563a82f188c731b2758074dChris Lattner 1424c299f5da1013cd36563a82f188c731b2758074dChris Lattner // TB - TwoByte - Set if this instruction has a two byte opcode, which 1434c299f5da1013cd36563a82f188c731b2758074dChris Lattner // starts with a 0x0F byte before the real opcode. 1442959b6ec49be09096cf0a5e7504d2a1ec15ef2b3Chris Lattner TB = 1 << Op0Shift, 1454c299f5da1013cd36563a82f188c731b2758074dChris Lattner 146915e5e56d7cc8e140d33202eed6244ed0356ed1fChris Lattner // REP - The 0xF3 prefix byte indicating repetition of the following 147915e5e56d7cc8e140d33202eed6244ed0356ed1fChris Lattner // instruction. 148915e5e56d7cc8e140d33202eed6244ed0356ed1fChris Lattner REP = 2 << Op0Shift, 149915e5e56d7cc8e140d33202eed6244ed0356ed1fChris Lattner 1504c299f5da1013cd36563a82f188c731b2758074dChris Lattner // D8-DF - These escape opcodes are used by the floating point unit. These 1514c299f5da1013cd36563a82f188c731b2758074dChris Lattner // values must remain sequential. 152915e5e56d7cc8e140d33202eed6244ed0356ed1fChris Lattner D8 = 3 << Op0Shift, D9 = 4 << Op0Shift, 153915e5e56d7cc8e140d33202eed6244ed0356ed1fChris Lattner DA = 5 << Op0Shift, DB = 6 << Op0Shift, 154915e5e56d7cc8e140d33202eed6244ed0356ed1fChris Lattner DC = 7 << Op0Shift, DD = 8 << Op0Shift, 155915e5e56d7cc8e140d33202eed6244ed0356ed1fChris Lattner DE = 9 << Op0Shift, DF = 10 << Op0Shift, 1569eb59ec548b861d6ede05b4e6dc22aabf645e665Jeff Cohen 157f63be7d3959939b2ffaf0bba5519b71216ec9ee6Nate Begeman // XS, XD - These prefix codes are for single and double precision scalar 158f63be7d3959939b2ffaf0bba5519b71216ec9ee6Nate Begeman // floating point operations performed in the SSE registers. 159bb1ee05253d965e0944351a21e9970c02b1aebfeBill Wendling XD = 11 << Op0Shift, XS = 12 << Op0Shift, 160bb1ee05253d965e0944351a21e9970c02b1aebfeBill Wendling 161bb1ee05253d965e0944351a21e9970c02b1aebfeBill Wendling // T8, TA - Prefix after the 0x0F prefix. 162bb1ee05253d965e0944351a21e9970c02b1aebfeBill Wendling T8 = 13 << Op0Shift, TA = 14 << Op0Shift, 1634c299f5da1013cd36563a82f188c731b2758074dChris Lattner 1640c514f4e2711ab57bf75f26806f7b8584dfbee6fChris Lattner //===------------------------------------------------------------------===// 16525ab690a43cbbb591b76d49e3595b019c32f4b3fEvan Cheng // REX_W - REX prefixes are instruction prefixes used in 64-bit mode. 16625ab690a43cbbb591b76d49e3595b019c32f4b3fEvan Cheng // They are used to specify GPRs and SSE registers, 64-bit operand size, 16725ab690a43cbbb591b76d49e3595b019c32f4b3fEvan Cheng // etc. We only cares about REX.W and REX.R bits and only the former is 16825ab690a43cbbb591b76d49e3595b019c32f4b3fEvan Cheng // statically determined. 16925ab690a43cbbb591b76d49e3595b019c32f4b3fEvan Cheng // 17025ab690a43cbbb591b76d49e3595b019c32f4b3fEvan Cheng REXShift = 12, 17125ab690a43cbbb591b76d49e3595b019c32f4b3fEvan Cheng REX_W = 1 << REXShift, 17225ab690a43cbbb591b76d49e3595b019c32f4b3fEvan Cheng 17325ab690a43cbbb591b76d49e3595b019c32f4b3fEvan Cheng //===------------------------------------------------------------------===// 17425ab690a43cbbb591b76d49e3595b019c32f4b3fEvan Cheng // This three-bit field describes the size of an immediate operand. Zero is 1755ab29b504d49d3fa84d76f79e73704260f900682Alkis Evlogimenos // unused so that we can tell if we forgot to set a value. 17625ab690a43cbbb591b76d49e3595b019c32f4b3fEvan Cheng ImmShift = 13, 17725ab690a43cbbb591b76d49e3595b019c32f4b3fEvan Cheng ImmMask = 7 << ImmShift, 1785ab29b504d49d3fa84d76f79e73704260f900682Alkis Evlogimenos Imm8 = 1 << ImmShift, 1795ab29b504d49d3fa84d76f79e73704260f900682Alkis Evlogimenos Imm16 = 2 << ImmShift, 1805ab29b504d49d3fa84d76f79e73704260f900682Alkis Evlogimenos Imm32 = 3 << ImmShift, 18125ab690a43cbbb591b76d49e3595b019c32f4b3fEvan Cheng Imm64 = 4 << ImmShift, 1824c299f5da1013cd36563a82f188c731b2758074dChris Lattner 1830c514f4e2711ab57bf75f26806f7b8584dfbee6fChris Lattner //===------------------------------------------------------------------===// 1840c514f4e2711ab57bf75f26806f7b8584dfbee6fChris Lattner // FP Instruction Classification... Zero is non-fp instruction. 1850c514f4e2711ab57bf75f26806f7b8584dfbee6fChris Lattner 1862959b6ec49be09096cf0a5e7504d2a1ec15ef2b3Chris Lattner // FPTypeMask - Mask for all of the FP types... 18725ab690a43cbbb591b76d49e3595b019c32f4b3fEvan Cheng FPTypeShift = 16, 1882959b6ec49be09096cf0a5e7504d2a1ec15ef2b3Chris Lattner FPTypeMask = 7 << FPTypeShift, 1892959b6ec49be09096cf0a5e7504d2a1ec15ef2b3Chris Lattner 19079b13735adcc034a6869f1fd5670051c6dd0a28aChris Lattner // NotFP - The default, set for instructions that do not use FP registers. 19179b13735adcc034a6869f1fd5670051c6dd0a28aChris Lattner NotFP = 0 << FPTypeShift, 19279b13735adcc034a6869f1fd5670051c6dd0a28aChris Lattner 1930c514f4e2711ab57bf75f26806f7b8584dfbee6fChris Lattner // ZeroArgFP - 0 arg FP instruction which implicitly pushes ST(0), f.e. fld0 1942959b6ec49be09096cf0a5e7504d2a1ec15ef2b3Chris Lattner ZeroArgFP = 1 << FPTypeShift, 1950c514f4e2711ab57bf75f26806f7b8584dfbee6fChris Lattner 1960c514f4e2711ab57bf75f26806f7b8584dfbee6fChris Lattner // OneArgFP - 1 arg FP instructions which implicitly read ST(0), such as fst 1972959b6ec49be09096cf0a5e7504d2a1ec15ef2b3Chris Lattner OneArgFP = 2 << FPTypeShift, 1980c514f4e2711ab57bf75f26806f7b8584dfbee6fChris Lattner 1990c514f4e2711ab57bf75f26806f7b8584dfbee6fChris Lattner // OneArgFPRW - 1 arg FP instruction which implicitly read ST(0) and write a 2000c514f4e2711ab57bf75f26806f7b8584dfbee6fChris Lattner // result back to ST(0). For example, fcos, fsqrt, etc. 2010c514f4e2711ab57bf75f26806f7b8584dfbee6fChris Lattner // 2022959b6ec49be09096cf0a5e7504d2a1ec15ef2b3Chris Lattner OneArgFPRW = 3 << FPTypeShift, 2030c514f4e2711ab57bf75f26806f7b8584dfbee6fChris Lattner 2040c514f4e2711ab57bf75f26806f7b8584dfbee6fChris Lattner // TwoArgFP - 2 arg FP instructions which implicitly read ST(0), and an 2050c514f4e2711ab57bf75f26806f7b8584dfbee6fChris Lattner // explicit argument, storing the result to either ST(0) or the implicit 2060c514f4e2711ab57bf75f26806f7b8584dfbee6fChris Lattner // argument. For example: fadd, fsub, fmul, etc... 2072959b6ec49be09096cf0a5e7504d2a1ec15ef2b3Chris Lattner TwoArgFP = 4 << FPTypeShift, 2080c514f4e2711ab57bf75f26806f7b8584dfbee6fChris Lattner 209ab8deccb82460527562d1c36a787537e4edaa9ddChris Lattner // CompareFP - 2 arg FP instructions which implicitly read ST(0) and an 210ab8deccb82460527562d1c36a787537e4edaa9ddChris Lattner // explicit argument, but have no destination. Example: fucom, fucomi, ... 211ab8deccb82460527562d1c36a787537e4edaa9ddChris Lattner CompareFP = 5 << FPTypeShift, 212ab8deccb82460527562d1c36a787537e4edaa9ddChris Lattner 2131c54a8544788156d6864430182a3a79b8839b7daChris Lattner // CondMovFP - "2 operand" floating point conditional move instructions. 214ab8deccb82460527562d1c36a787537e4edaa9ddChris Lattner CondMovFP = 6 << FPTypeShift, 2151c54a8544788156d6864430182a3a79b8839b7daChris Lattner 2160c514f4e2711ab57bf75f26806f7b8584dfbee6fChris Lattner // SpecialFP - Special instruction forms. Dispatch by opcode explicitly. 217ab8deccb82460527562d1c36a787537e4edaa9ddChris Lattner SpecialFP = 7 << FPTypeShift, 2181c54a8544788156d6864430182a3a79b8839b7daChris Lattner 219ea7da50e5a7f291295c10d91fc3fdba76d339579Andrew Lenharth // Lock prefix 220ea7da50e5a7f291295c10d91fc3fdba76d339579Andrew Lenharth LOCKShift = 19, 221ea7da50e5a7f291295c10d91fc3fdba76d339579Andrew Lenharth LOCK = 1 << LOCKShift, 222ea7da50e5a7f291295c10d91fc3fdba76d339579Andrew Lenharth 223ea7da50e5a7f291295c10d91fc3fdba76d339579Andrew Lenharth // Bits 20 -> 23 are unused 22425ab690a43cbbb591b76d49e3595b019c32f4b3fEvan Cheng OpcodeShift = 24, 225d74ea2bbd8bb630331f35ead42d385249bd42af8Chris Lattner OpcodeMask = 0xFF << OpcodeShift 2269d17740295838f94120646ef619b2e187f2d71bdChris Lattner }; 2279d17740295838f94120646ef619b2e187f2d71bdChris Lattner} 2289d17740295838f94120646ef619b2e187f2d71bdChris Lattner 229641055225092833197efe8e5bce01d50bcf1daaeChris Lattnerclass X86InstrInfo : public TargetInstrInfoImpl { 230aa3c1410b427909da350f2b5e8d4ec3db62a3618Evan Cheng X86TargetMachine &TM; 231726140821f96e3472a8eccef0c67c0b5ad65a1d9Chris Lattner const X86RegisterInfo RI; 23243dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson 23343dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson /// RegOp2MemOpTable2Addr, RegOp2MemOpTable0, RegOp2MemOpTable1, 23443dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson /// RegOp2MemOpTable2 - Load / store folding opcode maps. 23543dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson /// 23643dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson DenseMap<unsigned*, unsigned> RegOp2MemOpTable2Addr; 23743dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson DenseMap<unsigned*, unsigned> RegOp2MemOpTable0; 23843dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson DenseMap<unsigned*, unsigned> RegOp2MemOpTable1; 23943dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson DenseMap<unsigned*, unsigned> RegOp2MemOpTable2; 24043dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson 24143dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson /// MemOp2RegOpTable - Load / store unfolding opcode map. 24243dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson /// 24343dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson DenseMap<unsigned*, std::pair<unsigned, unsigned> > MemOp2RegOpTable; 24443dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson 245726140821f96e3472a8eccef0c67c0b5ad65a1d9Chris Lattnerpublic: 246950a4c40b823cd4f09dc71be635229246dfd6cacDan Gohman explicit X86InstrInfo(X86TargetMachine &tm); 247726140821f96e3472a8eccef0c67c0b5ad65a1d9Chris Lattner 2483501feab811c86c9659248a4875fc31a3165f84dChris Lattner /// getRegisterInfo - TargetInstrInfo is a superset of MRegister info. As 249726140821f96e3472a8eccef0c67c0b5ad65a1d9Chris Lattner /// such, whenever a client has an instance of instruction info, it should 250726140821f96e3472a8eccef0c67c0b5ad65a1d9Chris Lattner /// always be able to get register info as well (through this method). 251726140821f96e3472a8eccef0c67c0b5ad65a1d9Chris Lattner /// 2526f0d024a534af18d9e60b3ea757376cd8a3a980eDan Gohman virtual const TargetRegisterInfo &getRegisterInfo() const { return RI; } 253726140821f96e3472a8eccef0c67c0b5ad65a1d9Chris Lattner 2545e30002af70ef09a42cac155d9196f7f0f3b1695Alkis Evlogimenos // Return true if the instruction is a register to register move and 2555e30002af70ef09a42cac155d9196f7f0f3b1695Alkis Evlogimenos // leave the source and dest operands in the passed parameters. 2565e30002af70ef09a42cac155d9196f7f0f3b1695Alkis Evlogimenos // 257408396014742a05cad1c91949d2226169e3f9d80Chris Lattner bool isMoveInstr(const MachineInstr& MI, unsigned& sourceReg, 258408396014742a05cad1c91949d2226169e3f9d80Chris Lattner unsigned& destReg) const; 259408396014742a05cad1c91949d2226169e3f9d80Chris Lattner unsigned isLoadFromStackSlot(MachineInstr *MI, int &FrameIndex) const; 260408396014742a05cad1c91949d2226169e3f9d80Chris Lattner unsigned isStoreToStackSlot(MachineInstr *MI, int &FrameIndex) const; 261ca1267c02b025cc719190b05f9e1a5d174a9caf7Evan Cheng 262041b3f835682588cb63df7e609d726369dd6b7d3Bill Wendling bool isReallyTriviallyReMaterializable(MachineInstr *MI) const; 263ca1267c02b025cc719190b05f9e1a5d174a9caf7Evan Cheng void reMaterialize(MachineBasicBlock &MBB, MachineBasicBlock::iterator MI, 264ca1267c02b025cc719190b05f9e1a5d174a9caf7Evan Cheng unsigned DestReg, const MachineInstr *Orig) const; 265ca1267c02b025cc719190b05f9e1a5d174a9caf7Evan Cheng 266a22edc82cab86be4cb8876da1e6e78f82bb47a3eChris Lattner bool isInvariantLoad(MachineInstr *MI) const; 267627c00b663f881600b4af1ae135af6ee2cb19c1aBill Wendling 268bcea4d6f283a5ae6f93dc8e10898311fe53d23a3Chris Lattner /// convertToThreeAddress - This method must be implemented by targets that 269bcea4d6f283a5ae6f93dc8e10898311fe53d23a3Chris Lattner /// set the M_CONVERTIBLE_TO_3_ADDR flag. When this flag is set, the target 270bcea4d6f283a5ae6f93dc8e10898311fe53d23a3Chris Lattner /// may be able to convert a two-address instruction into a true 271bcea4d6f283a5ae6f93dc8e10898311fe53d23a3Chris Lattner /// three-address instruction on demand. This allows the X86 target (for 272bcea4d6f283a5ae6f93dc8e10898311fe53d23a3Chris Lattner /// example) to convert ADD and SHL instructions into LEA instructions if they 273bcea4d6f283a5ae6f93dc8e10898311fe53d23a3Chris Lattner /// would require register copies due to two-addressness. 274bcea4d6f283a5ae6f93dc8e10898311fe53d23a3Chris Lattner /// 275bcea4d6f283a5ae6f93dc8e10898311fe53d23a3Chris Lattner /// This method returns a null pointer if the transformation cannot be 276bcea4d6f283a5ae6f93dc8e10898311fe53d23a3Chris Lattner /// performed, otherwise it returns the new instruction. 277bcea4d6f283a5ae6f93dc8e10898311fe53d23a3Chris Lattner /// 278ba59a1e453e110f7b84233f07613f9c5d9a39b87Evan Cheng virtual MachineInstr *convertToThreeAddress(MachineFunction::iterator &MFI, 279ba59a1e453e110f7b84233f07613f9c5d9a39b87Evan Cheng MachineBasicBlock::iterator &MBBI, 280ba59a1e453e110f7b84233f07613f9c5d9a39b87Evan Cheng LiveVariables &LV) const; 281bcea4d6f283a5ae6f93dc8e10898311fe53d23a3Chris Lattner 28241e431ba045eb317ebf0ec45b563a5d96c212f5cChris Lattner /// commuteInstruction - We have a few instructions that must be hacked on to 28341e431ba045eb317ebf0ec45b563a5d96c212f5cChris Lattner /// commute them. 28441e431ba045eb317ebf0ec45b563a5d96c212f5cChris Lattner /// 28541e431ba045eb317ebf0ec45b563a5d96c212f5cChris Lattner virtual MachineInstr *commuteInstruction(MachineInstr *MI) const; 28641e431ba045eb317ebf0ec45b563a5d96c212f5cChris Lattner 2877fbe9723e32ff35c4ad765c88209ef9321475a1bChris Lattner // Branch analysis. 288318093b6f8d21ac8eab34573b0526984895fe941Dale Johannesen virtual bool isUnpredicatedTerminator(const MachineInstr* MI) const; 2897fbe9723e32ff35c4ad765c88209ef9321475a1bChris Lattner virtual bool AnalyzeBranch(MachineBasicBlock &MBB, MachineBasicBlock *&TBB, 2907fbe9723e32ff35c4ad765c88209ef9321475a1bChris Lattner MachineBasicBlock *&FBB, 2917fbe9723e32ff35c4ad765c88209ef9321475a1bChris Lattner std::vector<MachineOperand> &Cond) const; 2926ae3626a4fda14e6250ac8d8ff487efb8952cdf7Evan Cheng virtual unsigned RemoveBranch(MachineBasicBlock &MBB) const; 2936ae3626a4fda14e6250ac8d8ff487efb8952cdf7Evan Cheng virtual unsigned InsertBranch(MachineBasicBlock &MBB, MachineBasicBlock *TBB, 2946ae3626a4fda14e6250ac8d8ff487efb8952cdf7Evan Cheng MachineBasicBlock *FBB, 2956ae3626a4fda14e6250ac8d8ff487efb8952cdf7Evan Cheng const std::vector<MachineOperand> &Cond) const; 296d10fd9791c20fd8368fa0ce94b626b769c6c8ba0Owen Anderson virtual void copyRegToReg(MachineBasicBlock &MBB, 297d10fd9791c20fd8368fa0ce94b626b769c6c8ba0Owen Anderson MachineBasicBlock::iterator MI, 298d10fd9791c20fd8368fa0ce94b626b769c6c8ba0Owen Anderson unsigned DestReg, unsigned SrcReg, 299d10fd9791c20fd8368fa0ce94b626b769c6c8ba0Owen Anderson const TargetRegisterClass *DestRC, 300d10fd9791c20fd8368fa0ce94b626b769c6c8ba0Owen Anderson const TargetRegisterClass *SrcRC) const; 301f6372aa1cc568df19da7c5023e83c75aa9404a07Owen Anderson virtual void storeRegToStackSlot(MachineBasicBlock &MBB, 302f6372aa1cc568df19da7c5023e83c75aa9404a07Owen Anderson MachineBasicBlock::iterator MI, 303f6372aa1cc568df19da7c5023e83c75aa9404a07Owen Anderson unsigned SrcReg, bool isKill, int FrameIndex, 304f6372aa1cc568df19da7c5023e83c75aa9404a07Owen Anderson const TargetRegisterClass *RC) const; 305f6372aa1cc568df19da7c5023e83c75aa9404a07Owen Anderson 306f6372aa1cc568df19da7c5023e83c75aa9404a07Owen Anderson virtual void storeRegToAddr(MachineFunction &MF, unsigned SrcReg, bool isKill, 307f6372aa1cc568df19da7c5023e83c75aa9404a07Owen Anderson SmallVectorImpl<MachineOperand> &Addr, 308f6372aa1cc568df19da7c5023e83c75aa9404a07Owen Anderson const TargetRegisterClass *RC, 309f6372aa1cc568df19da7c5023e83c75aa9404a07Owen Anderson SmallVectorImpl<MachineInstr*> &NewMIs) const; 310f6372aa1cc568df19da7c5023e83c75aa9404a07Owen Anderson 311f6372aa1cc568df19da7c5023e83c75aa9404a07Owen Anderson virtual void loadRegFromStackSlot(MachineBasicBlock &MBB, 312f6372aa1cc568df19da7c5023e83c75aa9404a07Owen Anderson MachineBasicBlock::iterator MI, 313f6372aa1cc568df19da7c5023e83c75aa9404a07Owen Anderson unsigned DestReg, int FrameIndex, 314f6372aa1cc568df19da7c5023e83c75aa9404a07Owen Anderson const TargetRegisterClass *RC) const; 315f6372aa1cc568df19da7c5023e83c75aa9404a07Owen Anderson 316f6372aa1cc568df19da7c5023e83c75aa9404a07Owen Anderson virtual void loadRegFromAddr(MachineFunction &MF, unsigned DestReg, 317f6372aa1cc568df19da7c5023e83c75aa9404a07Owen Anderson SmallVectorImpl<MachineOperand> &Addr, 318f6372aa1cc568df19da7c5023e83c75aa9404a07Owen Anderson const TargetRegisterClass *RC, 319f6372aa1cc568df19da7c5023e83c75aa9404a07Owen Anderson SmallVectorImpl<MachineInstr*> &NewMIs) const; 320d94b6a16fec7d5021e3922b0e34f9ddb268d54b1Owen Anderson 321d94b6a16fec7d5021e3922b0e34f9ddb268d54b1Owen Anderson virtual bool spillCalleeSavedRegisters(MachineBasicBlock &MBB, 322d94b6a16fec7d5021e3922b0e34f9ddb268d54b1Owen Anderson MachineBasicBlock::iterator MI, 323d94b6a16fec7d5021e3922b0e34f9ddb268d54b1Owen Anderson const std::vector<CalleeSavedInfo> &CSI) const; 324d94b6a16fec7d5021e3922b0e34f9ddb268d54b1Owen Anderson 325d94b6a16fec7d5021e3922b0e34f9ddb268d54b1Owen Anderson virtual bool restoreCalleeSavedRegisters(MachineBasicBlock &MBB, 326d94b6a16fec7d5021e3922b0e34f9ddb268d54b1Owen Anderson MachineBasicBlock::iterator MI, 327d94b6a16fec7d5021e3922b0e34f9ddb268d54b1Owen Anderson const std::vector<CalleeSavedInfo> &CSI) const; 328d94b6a16fec7d5021e3922b0e34f9ddb268d54b1Owen Anderson 32943dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson /// foldMemoryOperand - If this target supports it, fold a load or store of 33043dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson /// the specified stack slot into the specified machine instruction for the 33143dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson /// specified operand(s). If this is possible, the target should perform the 33243dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson /// folding and return true, otherwise it should return false. If it folds 33343dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson /// the instruction, it is likely that the MachineInstruction the iterator 33443dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson /// references has been changed. 3355fd79d0560570fed977788a86fa038b898564dfaEvan Cheng virtual MachineInstr* foldMemoryOperand(MachineFunction &MF, 3365fd79d0560570fed977788a86fa038b898564dfaEvan Cheng MachineInstr* MI, 33743dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson SmallVectorImpl<unsigned> &Ops, 33843dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson int FrameIndex) const; 33943dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson 34043dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson /// foldMemoryOperand - Same as the previous version except it allows folding 34143dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson /// of any load and store from / to any address, not just from a specific 34243dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson /// stack slot. 3435fd79d0560570fed977788a86fa038b898564dfaEvan Cheng virtual MachineInstr* foldMemoryOperand(MachineFunction &MF, 3445fd79d0560570fed977788a86fa038b898564dfaEvan Cheng MachineInstr* MI, 34543dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson SmallVectorImpl<unsigned> &Ops, 34643dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson MachineInstr* LoadMI) const; 34743dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson 34843dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson /// canFoldMemoryOperand - Returns true if the specified load / store is 34943dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson /// folding is possible. 35043dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson virtual bool canFoldMemoryOperand(MachineInstr*, SmallVectorImpl<unsigned> &) const; 35143dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson 35243dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson /// unfoldMemoryOperand - Separate a single instruction which folded a load or 35343dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson /// a store or a load and a store into two or more instruction. If this is 35443dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson /// possible, returns true as well as the new instructions by reference. 35543dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson virtual bool unfoldMemoryOperand(MachineFunction &MF, MachineInstr *MI, 35643dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson unsigned Reg, bool UnfoldLoad, bool UnfoldStore, 35743dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson SmallVectorImpl<MachineInstr*> &NewMIs) const; 35843dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson 35943dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson virtual bool unfoldMemoryOperand(SelectionDAG &DAG, SDNode *N, 36043dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson SmallVectorImpl<SDNode*> &NewNodes) const; 36143dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson 36243dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson /// getOpcodeAfterMemoryUnfold - Returns the opcode of the would be new 36343dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson /// instruction after load / store are unfolded from an instruction of the 36443dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson /// specified opcode. It returns zero if the specified unfolding is not 36543dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson /// possible. 36643dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson virtual unsigned getOpcodeAfterMemoryUnfold(unsigned Opc, 36743dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson bool UnfoldLoad, bool UnfoldStore) const; 36843dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson 369c24ff8ed12d01a1b1d2fac57876fc7580024ec49Chris Lattner virtual bool BlockHasNoFallThrough(MachineBasicBlock &MBB) const; 3707fbe9723e32ff35c4ad765c88209ef9321475a1bChris Lattner virtual bool ReverseBranchCondition(std::vector<MachineOperand> &Cond) const; 37141e431ba045eb317ebf0ec45b563a5d96c212f5cChris Lattner 37225ab690a43cbbb591b76d49e3595b019c32f4b3fEvan Cheng const TargetRegisterClass *getPointerRegClass() const; 37325ab690a43cbbb591b76d49e3595b019c32f4b3fEvan Cheng 374f21dfcddcf199444440004bfa74bb222e2d3ce9eChris Lattner // getBaseOpcodeFor - This function returns the "base" X86 opcode for the 375ee465749313579ccd91575ca8acf70b75c221a2cDuncan Sands // specified machine instruction. 376f21dfcddcf199444440004bfa74bb222e2d3ce9eChris Lattner // 377749c6f6b5ed301c84aac562e414486549d7b98ebChris Lattner unsigned char getBaseOpcodeFor(const TargetInstrDesc *TID) const { 37819f2ffce4598c4c70f32eed7c6740b43185200b1Evan Cheng return TID->TSFlags >> X86II::OpcodeShift; 3794d18d5ce1e62779e7736ca0811e2e1cb06e4ea36Chris Lattner } 380cc8cd0cbf12c12916d4b38ef0de5be5501c8270eChris Lattner unsigned char getBaseOpcodeFor(unsigned Opcode) const { 381ee465749313579ccd91575ca8acf70b75c221a2cDuncan Sands return getBaseOpcodeFor(&get(Opcode)); 382ee465749313579ccd91575ca8acf70b75c221a2cDuncan Sands } 38343dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson 38443dbe05279b753aabda571d9c83eaeb36987001aOwen Andersonprivate: 38543dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson MachineInstr* foldMemoryOperand(MachineInstr* MI, 38643dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson unsigned OpNum, 38743dbe05279b753aabda571d9c83eaeb36987001aOwen Anderson SmallVector<MachineOperand,4> &MOs) const; 388726140821f96e3472a8eccef0c67c0b5ad65a1d9Chris Lattner}; 389726140821f96e3472a8eccef0c67c0b5ad65a1d9Chris Lattner 390d0fde30ce850b78371fd1386338350591f9ff494Brian Gaeke} // End llvm namespace 391d0fde30ce850b78371fd1386338350591f9ff494Brian Gaeke 392726140821f96e3472a8eccef0c67c0b5ad65a1d9Chris Lattner#endif 393