/external/clang/test/Analysis/ |
H A D | unreachable-code-path.c | 70 enum test_enum { Off, On }; enumerator in enum:test_enum 78 if (Off)
|
/external/llvm/lib/MC/ |
H A D | MCExternalSymbolizer.cpp | 108 const MCExpr *Off = nullptr; local 110 Off = MCConstantExpr::Create(SymbolicOp.Value, Ctx); 119 if (Off) 120 Expr = MCBinaryExpr::CreateAdd(LHS, Off, Ctx); 124 if (Off) 125 Expr = MCBinaryExpr::CreateAdd(Add, Off, Ctx); 129 if (Off) 130 Expr = Off;
|
/external/llvm/lib/Target/AArch64/Disassembler/ |
H A D | AArch64ExternalSymbolizer.cpp | 190 const MCExpr *Off = nullptr; local 192 Off = MCConstantExpr::Create(SymbolicOp.Value, Ctx); 201 if (Off) 202 Expr = MCBinaryExpr::CreateAdd(LHS, Off, Ctx); 206 if (Off) 207 Expr = MCBinaryExpr::CreateAdd(Add, Off, Ctx); 211 if (Off) 212 Expr = Off;
|
/external/chromium_org/third_party/WebKit/Source/core/html/ |
H A D | HTMLInputElement.h | 259 enum AutoCompleteSetting { Uninitialized, On, Off }; enumerator in enum:blink::HTMLInputElement::AutoCompleteSetting
|
/external/chromium_org/tools/relocation_packer/src/ |
H A D | elf_traits.h | 41 typedef Elf32_Off Off; typedef in struct:ELF 75 typedef Elf64_Off Off; typedef in struct:ELF
|
/external/llvm/include/llvm/MC/ |
H A D | MCWin64EH.h | 43 MCWin64EHInstruction(OpType Op, MCSymbol *L, unsigned Reg, unsigned Off) argument 44 : Operation(Op), Label(L), Offset(Off), Register(Reg) {
|
/external/llvm/lib/IR/ |
H A D | MDBuilder.cpp | 127 ConstantInt *Off = ConstantInt::get(Type::getInt64Ty(Context), Offset); local 128 Value *Ops[3] = {createString(Name), Parent, Off};
|
/external/llvm/lib/MC/MCAnalysis/ |
H A D | MCObjectSymbolizer.cpp | 175 const MCExpr *Off = MCConstantExpr::Create(UValue - SymAddr, Ctx); local 176 Expr = MCBinaryExpr::CreateAdd(Expr, Off, Ctx);
|
/external/llvm/lib/Target/AArch64/ |
H A D | AArch64RegisterInfo.cpp | 308 int Off = Offset; // ARM doesn't need the general 64-bit offsets local 315 bool Done = rewriteAArch64FrameIndex(MI, i, BaseReg, Off, TII);
|
/external/llvm/lib/Target/R600/ |
H A D | SILowerControlFlow.cpp | 406 unsigned Off = MI.getOperand(4).getImm(); local 413 .addReg(SubReg + Off) 426 unsigned Off = MI.getOperand(4).getImm(); local 434 .addReg(SubReg + Off, RegState::Define)
|
/external/chromium_org/third_party/webrtc/modules/audio_coding/main/interface/ |
H A D | audio_coding_module_typedefs.h | 195 // -Off : background noise is always zero 200 Off enumerator in enum:webrtc::ACMBackgroundNoiseMode
|
/external/llvm/lib/MC/MCParser/ |
H A D | COFFAsmParser.cpp | 595 int64_t Off; local 603 if (getParser().parseAbsoluteExpression(Off)) 606 if (Off & 0x0F) 613 getStreamer().EmitWinCFISetFrame(Reg, Off); 636 int64_t Off; local 644 if (getParser().parseAbsoluteExpression(Off)) 647 if (Off & 7) 655 getStreamer().EmitWinCFISaveReg(Reg, Off); 663 int64_t Off; local 671 if (getParser().parseAbsoluteExpression(Off)) [all...] |
/external/llvm/include/llvm/Support/ |
H A D | OnDiskHashTable.h | 80 offset_type Off; member in class:llvm::OnDiskChainedHashTableGenerator::Bucket 155 B.Off = Out.tell(); 156 assert(B.Off && "Cannot write a bucket at offset 0. Please add padding."); 183 LE.write<offset_type>(Buckets[I].Off);
|
/external/llvm/lib/Target/ARM/ |
H A D | ARMBaseRegisterInfo.cpp | 612 int Off = Offset; // ARM doesn't need the general 64-bit offsets local 624 Done = rewriteARMFrameIndex(MI, i, BaseReg, Off, TII); 627 Done = rewriteT2FrameIndex(MI, i, BaseReg, Off, TII);
|
/external/chromium_org/third_party/skia/debugger/QT/ |
H A D | SkDebuggerGUI.cpp | 747 QIcon::Normal, QIcon::Off); member in class:QIcon 758 QSize(), QIcon::Normal, QIcon::Off); member in class:QIcon 768 QIcon::Normal, QIcon::Off); member in class:QIcon 792 QIcon::Normal, QIcon::Off); member in class:QIcon 799 QSize(), QIcon::Normal, QIcon::Off); member in class:QIcon 806 QSize(), QIcon::Normal, QIcon::Off); member in class:QIcon 813 QIcon::Normal, QIcon::Off); member in class:QIcon 820 QIcon::Normal, QIcon::Off); member in class:QIcon 828 QIcon::Normal, QIcon::Off); member in class:QIcon 845 QIcon::Normal, QIcon::Off); member in class:QIcon 852 QSize(), QIcon::Normal, QIcon::Off); member in class:QIcon [all...] |
/external/llvm/lib/CodeGen/ |
H A D | MachineFunction.cpp | 700 int64_t Off = SO.SPOffset - ValOffset; local 702 if (Off > 0) 703 OS << "+" << Off; local 704 else if (Off < 0) 705 OS << Off; local
|
/external/llvm/lib/Target/Sparc/AsmParser/ |
H A D | SparcAsmParser.cpp | 169 const MCExpr *Off; member in struct:__anon26131::SparcOperand::MemOp 225 return Mem.Off; 358 Op->Mem.Off = nullptr; 363 CreateMEMri(unsigned Base, const MCExpr *Off, SMLoc S, SMLoc E) { argument 367 Op->Mem.Off = Off; 379 Op->Mem.Off = Imm;
|
/external/skia/debugger/QT/ |
H A D | SkDebuggerGUI.cpp | 708 QIcon::Normal, QIcon::Off); member in class:QIcon 719 QSize(), QIcon::Normal, QIcon::Off); member in class:QIcon 729 QIcon::Normal, QIcon::Off); member in class:QIcon 753 QIcon::Normal, QIcon::Off); member in class:QIcon 760 QSize(), QIcon::Normal, QIcon::Off); member in class:QIcon 767 QSize(), QIcon::Normal, QIcon::Off); member in class:QIcon 774 QIcon::Normal, QIcon::Off); member in class:QIcon 781 QIcon::Normal, QIcon::Off); member in class:QIcon 789 QIcon::Normal, QIcon::Off); member in class:QIcon 806 QIcon::Normal, QIcon::Off); member in class:QIcon 813 QSize(), QIcon::Normal, QIcon::Off); member in class:QIcon [all...] |
/external/llvm/lib/Transforms/InstCombine/ |
H A D | InstCombineCasts.cpp | 138 Value *Off = ConstantInt::get(AI.getArraySize()->getType(), local 140 Amt = AllocaBuilder.CreateAdd(Amt, Off);
|
H A D | InstructionCombining.cpp | 1652 Value *Off[2] = { local 1658 Builder->CreateInBoundsGEP(StrippedPtr, Off, GEP.getName()) : 1659 Builder->CreateGEP(StrippedPtr, Off, GEP.getName());
|
/external/pdfium/core/src/fxcodec/lcms2/lcms2-2.6/src/ |
H A D | cmsopt.c | 84 cmsS1Fixed14Number Off[3]; member in struct:__anon28686 1428 l1 = (p->Mat[0][0] * r + p->Mat[0][1] * g + p->Mat[0][2] * b + p->Off[0] + 0x2000) >> 14; 1429 l2 = (p->Mat[1][0] * r + p->Mat[1][1] * g + p->Mat[1][2] * b + p->Off[1] + 0x2000) >> 14; 1430 l3 = (p->Mat[2][0] * r + p->Mat[2][1] * g + p->Mat[2][2] * b + p->Off[2] + 0x2000) >> 14; 1489 cmsBool SetMatShaper(cmsPipeline* Dest, cmsToneCurve* Curve1[3], cmsMAT3* Mat, cmsVEC3* Off, cmsToneCurve* Curve2[3], cmsUInt32Number* OutputFormat) argument 1519 if (Off == NULL) { 1520 p ->Off[i] = 0; 1523 p ->Off[i] = DOUBLE_TO_1FIXED14(Off->n[i]);
|
/external/llvm/lib/Target/NVPTX/ |
H A D | NVPTXISelLowering.cpp | 87 uint64_t Off = TempOffsets[i]; local 92 Offsets->push_back(Off+j*VT.getVectorElementType().getStoreSize()); 97 Offsets->push_back(Off);
|
/external/clang/lib/CodeGen/ |
H A D | CGExprScalar.cpp | 1082 unsigned Off, llvm::Type *I32Ty) { 1086 return llvm::ConstantInt::get(I32Ty, Off+MV); 1081 getMaskElt(llvm::ShuffleVectorInst *SVI, unsigned Idx, unsigned Off, llvm::Type *I32Ty) argument
|
/external/llvm/lib/Target/Mips/AsmParser/ |
H A D | MipsAsmParser.cpp | 368 const MCExpr *Off; member in struct:__anon26038::MipsOperand::MemOp 716 return Mem.Off; 800 CreateMem(std::unique_ptr<MipsOperand> Base, const MCExpr *Off, SMLoc S, argument 804 Op->Mem.Off = Off; 876 Mem.Off->print(OS);
|
/external/llvm/lib/Target/Mips/ |
H A D | MipsISelLowering.cpp | 1146 unsigned Off = RegInfo.createVirtualRegister(RC); local 1147 BuildMI(BB, DL, TII->get(Mips::XORi), Off) 1149 BuildMI(BB, DL, TII->get(Mips::SLL), ShiftAmt).addReg(Off).addImm(3); 1386 unsigned Off = RegInfo.createVirtualRegister(RC); local 1387 BuildMI(BB, DL, TII->get(Mips::XORi), Off) 1389 BuildMI(BB, DL, TII->get(Mips::SLL), ShiftAmt).addReg(Off).addImm(3);
|