Searched refs:CCValAssign (Results 1 - 25 of 28) sorted by relevance

12

/external/llvm/lib/Target/X86/
H A DX86CallingConv.h24 CCValAssign::LocInfo &, ISD::ArgFlagsTy &,
H A DX86FastISel.cpp998 SmallVector<CCValAssign, 16> ValLocs;
1012 CCValAssign &VA = ValLocs[0];
1015 if (VA.getLocInfo() != CCValAssign::Full)
2827 SmallVector<CCValAssign, 16> ArgLocs;
2849 CCValAssign &VA = ArgLocs[i];
2855 case CCValAssign::Full: break;
2856 case CCValAssign::SExt: {
2865 case CCValAssign::ZExt: {
2874 case CCValAssign::AExt: {
2890 case CCValAssign
[all...]
H A DX86ISelLowering.h841 const CCValAssign &VA, MachineFrameInfo *MFI,
845 const CCValAssign &VA,
H A DX86ISelLowering.cpp1853 SmallVector<CCValAssign, 16> RVLocs;
1873 SmallVector<CCValAssign, 16> RVLocs;
1887 CCValAssign &VA = RVLocs[i];
1893 if (VA.getLocInfo() == CCValAssign::SExt)
1895 else if (VA.getLocInfo() == CCValAssign::ZExt)
1897 else if (VA.getLocInfo() == CCValAssign::AExt)
1899 else if (VA.getLocInfo() == CCValAssign::BCvt)
1902 assert(VA.getLocInfo() != CCValAssign::FPExt &&
2043 SmallVector<CCValAssign, 16> RVLocs;
2051 CCValAssign
[all...]
/external/llvm/lib/Target/ARM/
H A DARMCallingConv.h29 CCValAssign::LocInfo &LocInfo,
35 State.addLoc(CCValAssign::getCustomReg(ValNo, ValVT, Reg, LocVT, LocInfo));
42 State.addLoc(CCValAssign::getCustomMem(ValNo, ValVT,
50 State.addLoc(CCValAssign::getCustomReg(ValNo, ValVT, Reg, LocVT, LocInfo));
52 State.addLoc(CCValAssign::getCustomMem(ValNo, ValVT,
59 CCValAssign::LocInfo &LocInfo,
72 CCValAssign::LocInfo &LocInfo,
91 State.addLoc(CCValAssign::getCustomMem(ValNo, ValVT,
106 State.addLoc(CCValAssign::getCustomReg(ValNo, ValVT, Reg, LocVT, LocInfo));
107 State.addLoc(CCValAssign
[all...]
H A DARMISelLowering.h427 CCValAssign &VA, CCValAssign &NextVA,
431 SDValue GetF64FormalArgument(CCValAssign &VA, CCValAssign &NextVA,
441 const CCValAssign &VA,
H A DARMFastISel.cpp1885 SmallVector<CCValAssign, 16> ArgLocs;
1893 CCValAssign &VA = ArgLocs[i];
1943 CCValAssign &VA = ArgLocs[i];
1952 case CCValAssign::Full: break;
1953 case CCValAssign::SExt: {
1960 case CCValAssign::AExt:
1962 case CCValAssign::ZExt: {
1969 case CCValAssign::BCvt: {
1990 CCValAssign &NextVA = ArgLocs[++i];
2028 SmallVector<CCValAssign, 1
[all...]
H A DARMISelLowering.cpp73 const TargetMachine &TM, SmallVectorImpl<CCValAssign> &locs,
1258 SmallVector<CCValAssign, 16> RVLocs;
1267 CCValAssign VA = RVLocs[i];
1322 case CCValAssign::Full: break;
1323 case CCValAssign::BCvt:
1339 const CCValAssign &VA,
1352 CCValAssign &VA, CCValAssign &NextVA,
1419 SmallVector<CCValAssign, 16> ArgLocs;
1449 CCValAssign
[all...]
/external/llvm/lib/Target/Hexagon/
H A DHexagonVarargsCallingConvention.h21 EVT LocVT, CCValAssign::LocInfo LocInfo,
30 EVT LocVT, CCValAssign::LocInfo LocInfo,
57 State.addLoc(CCValAssign::getReg(ValNo, ValVT.getSimpleVT(), Reg,
69 State.addLoc(CCValAssign::getReg(ValNo, ValVT.getSimpleVT(), Reg,
92 State.addLoc(CCValAssign::getMem(ValNo, ValVT.getSimpleVT(), Offset3,
99 EVT LocVT, CCValAssign::LocInfo LocInfo,
113 State.addLoc(CCValAssign::getReg(ValNo, ValVT.getSimpleVT(), Reg,
125 State.addLoc(CCValAssign::getReg(ValNo, ValVT.getSimpleVT(), Reg,
138 State.addLoc(CCValAssign::getMem(ValNo, ValVT.getSimpleVT(), Offset3,
H A DHexagonCallingConvLower.cpp28 SmallVectorImpl<CCValAssign> &locs,
41 EVT LocVT, CCValAssign::LocInfo LocInfo,
52 addLoc(CCValAssign::getMem(ValNo, ValVT.getSimpleVT(), Offset,
83 if (Fn(i, ArgVT, ArgVT, CCValAssign::Full, ArgFlags, *this, 0, 0, false)) {
102 addLoc(CCValAssign::getReg(0, MVT::i32, Reg, MVT::i32,
103 CCValAssign::Full));
108 addLoc(CCValAssign::getReg(0, MVT::i64, Reg, MVT::i64,
109 CCValAssign::Full));
119 if (Fn(i, VT, VT, CCValAssign::Full, ArgFlags, *this, -1, -1, false)){
149 if (Fn(i, ArgVT, ArgVT, CCValAssign
[all...]
H A DHexagonCallingConvLower.h36 EVT LocVT, CCValAssign::LocInfo LocInfo,
50 SmallVectorImpl<CCValAssign> &Locs;
57 SmallVectorImpl<CCValAssign> &locs, LLVMContext &c);
59 void addLoc(const CCValAssign &V) {
175 EVT LocVT, CCValAssign::LocInfo LocInfo,
H A DHexagonISelLowering.cpp54 const TargetMachine &TM, SmallVectorImpl<CCValAssign> &locs,
66 MVT LocVT, CCValAssign::LocInfo LocInfo,
71 MVT LocVT, CCValAssign::LocInfo LocInfo,
76 MVT LocVT, CCValAssign::LocInfo LocInfo,
81 MVT LocVT, CCValAssign::LocInfo LocInfo,
86 MVT LocVT, CCValAssign::LocInfo LocInfo,
91 MVT LocVT, CCValAssign::LocInfo LocInfo,
96 MVT LocVT, CCValAssign::LocInfo LocInfo,
117 State.addLoc(CCValAssign::getMem(ValNo, ValVT, ofst, LocVT, LocInfo));
124 LocInfo = CCValAssign
[all...]
/external/llvm/include/llvm/CodeGen/
H A DCallingConvLower.h10 // This file declares the CCState and CCValAssign classes, used for lowering
30 /// CCValAssign - Represent assignment of one arg/retval to a location.
31 class CCValAssign { class in namespace:llvm
69 static CCValAssign getReg(unsigned ValNo, MVT ValVT,
72 CCValAssign Ret;
83 static CCValAssign getCustomReg(unsigned ValNo, MVT ValVT,
86 CCValAssign Ret;
92 static CCValAssign getMem(unsigned ValNo, MVT ValVT,
95 CCValAssign Ret;
106 static CCValAssign getCustomMe
[all...]
/external/llvm/lib/CodeGen/
H A DCallingConvLower.cpp27 const TargetMachine &tm, SmallVectorImpl<CCValAssign> &locs,
43 MVT LocVT, CCValAssign::LocInfo LocInfo,
55 addLoc(CCValAssign::getMem(ValNo, ValVT, Offset, LocVT, LocInfo));
74 if (Fn(i, ArgVT, ArgVT, CCValAssign::Full, ArgFlags, *this)) {
92 if (Fn(i, VT, VT, CCValAssign::Full, ArgFlags, *this))
106 if (Fn(i, VT, VT, CCValAssign::Full, ArgFlags, *this)) {
124 if (Fn(i, ArgVT, ArgVT, CCValAssign::Full, ArgFlags, *this)) {
143 if (Fn(i, ArgVT, ArgVT, CCValAssign::Full, ArgFlags, *this)) {
160 if (Fn(i, VT, VT, CCValAssign::Full, Flags, *this)) {
173 if (Fn(0, VT, VT, CCValAssign
[all...]
/external/llvm/lib/Target/MSP430/
H A DMSP430ISelLowering.cpp282 SmallVectorImpl<CCValAssign> &ArgLocs,
305 CCValAssign::LocInfo LocInfo = CCValAssign::Full;
311 LocInfo = CCValAssign::SExt;
313 LocInfo = CCValAssign::ZExt;
315 LocInfo = CCValAssign::AExt;
330 State.addLoc(CCValAssign::getReg(ValNo++, ArgVT, Reg, LocVT, LocInfo));
336 SmallVectorImpl<CCValAssign>::iterator B = ArgLocs.begin() + FirstVal;
358 SmallVectorImpl<CCValAssign> &RVLocs,
439 SmallVector<CCValAssign, 1
[all...]
/external/llvm/lib/Target/Sparc/
H A DSparcISelLowering.cpp40 MVT &LocVT, CCValAssign::LocInfo &LocInfo,
46 State.addLoc(CCValAssign::getCustomMem(ValNo, ValVT,
53 MVT &LocVT, CCValAssign::LocInfo &LocInfo,
61 State.addLoc(CCValAssign::getCustomReg(ValNo, ValVT, Reg, LocVT, LocInfo));
64 State.addLoc(CCValAssign::getCustomMem(ValNo, ValVT,
72 State.addLoc(CCValAssign::getCustomReg(ValNo, ValVT, Reg, LocVT, LocInfo));
74 State.addLoc(CCValAssign::getCustomMem(ValNo, ValVT,
82 MVT &LocVT, CCValAssign::LocInfo &LocInfo,
109 State.addLoc(CCValAssign::getReg(ValNo, ValVT, Reg, LocVT, LocInfo));
119 State.addLoc(CCValAssign
[all...]
/external/llvm/lib/Target/PowerPC/
H A DPPCFastISel.cpp1202 SmallVector<CCValAssign, 16> ArgLocs;
1213 CCValAssign &VA = ArgLocs[I];
1223 if (VA.getLocInfo() == CCValAssign::BCvt)
1250 CCValAssign &VA = ArgLocs[I];
1258 case CCValAssign::Full:
1260 case CCValAssign::SExt: {
1271 case CCValAssign::AExt:
1272 case CCValAssign::ZExt: {
1283 case CCValAssign::BCvt: {
1320 SmallVector<CCValAssign, 1
[all...]
H A DPPCISelLowering.h681 CCValAssign::LocInfo &LocInfo,
687 CCValAssign::LocInfo &LocInfo,
693 CCValAssign::LocInfo &LocInfo,
H A DPPCISelLowering.cpp2052 CCValAssign::LocInfo &LocInfo,
2060 CCValAssign::LocInfo &LocInfo,
2087 CCValAssign::LocInfo &LocInfo,
2242 SmallVector<CCValAssign, 16> ArgLocs;
2253 CCValAssign &VA = ArgLocs[i];
2316 SmallVector<CCValAssign, 16> ByValArgLocs;
3524 SmallVector<CCValAssign, 16> RVLocs;
3531 CCValAssign &VA = RVLocs[i];
3541 case CCValAssign::Full: break;
3542 case CCValAssign
[all...]
/external/llvm/lib/Target/Mips/
H A DMipsISelLowering.cpp2211 CCValAssign::LocInfo LocInfo, ISD::ArgFlagsTy ArgFlags,
2227 LocInfo = CCValAssign::SExt;
2229 LocInfo = CCValAssign::ZExt;
2231 LocInfo = CCValAssign::AExt;
2279 State.addLoc(CCValAssign::getMem(ValNo, ValVT, Offset, LocVT, LocInfo));
2281 State.addLoc(CCValAssign::getReg(ValNo, ValVT, Reg, LocVT, LocInfo));
2287 MVT LocVT, CCValAssign::LocInfo LocInfo,
2295 MVT LocVT, CCValAssign::LocInfo LocInfo,
2408 SmallVector<CCValAssign, 16> ArgLocs;
2458 CCValAssign
[all...]
H A DMipsISelLowering.h399 CCValAssign::LocInfo LocInfo,
/external/llvm/lib/Target/XCore/
H A DXCoreISelLowering.cpp1064 const SmallVectorImpl<CCValAssign> &RVLocs,
1070 const CCValAssign &VA = RVLocs[i];
1120 SmallVector<CCValAssign, 16> ArgLocs;
1130 SmallVector<CCValAssign, 16> RVLocs;
1148 CCValAssign &VA = ArgLocs[i];
1154 case CCValAssign::Full: break;
1155 case CCValAssign::SExt:
1158 case CCValAssign::ZExt:
1161 case CCValAssign::AExt:
1286 SmallVector<CCValAssign, 1
[all...]
/external/llvm/lib/Target/SystemZ/
H A DSystemZISelLowering.cpp626 CCValAssign &VA, SDValue Chain,
630 if (VA.getLocInfo() == CCValAssign::SExt)
633 else if (VA.getLocInfo() == CCValAssign::ZExt)
639 else if (VA.getLocInfo() == CCValAssign::Indirect)
643 assert(VA.getLocInfo() == CCValAssign::Full && "Unsupported getLocInfo");
651 CCValAssign &VA, SDValue Value) {
653 case CCValAssign::SExt:
655 case CCValAssign::ZExt:
657 case CCValAssign::AExt:
659 case CCValAssign
[all...]
/external/llvm/lib/Target/AArch64/
H A DAArch64FastISel.cpp1200 SmallVector<CCValAssign, 16> ArgLocs;
1214 CCValAssign &VA = ArgLocs[i];
1220 case CCValAssign::Full:
1222 case CCValAssign::SExt: {
1230 case CCValAssign::AExt:
1232 case CCValAssign::ZExt: {
1285 SmallVector<CCValAssign, 16> RVLocs;
1574 SmallVector<CCValAssign, 16> ValLocs;
1585 CCValAssign &VA = ValLocs[0];
1589 if (VA.getLocInfo() != CCValAssign
[all...]
H A DAArch64ISelLowering.cpp1652 SmallVector<CCValAssign, 16> ArgLocs;
1681 AssignFn(i, ValVT, ValVT, CCValAssign::Full, Ins[i].Flags, CCInfo);
1688 CCValAssign &VA = ArgLocs[i];
1737 case CCValAssign::Full:
1739 case CCValAssign::BCvt:
1742 case CCValAssign::AExt:
1743 case CCValAssign::SExt:
1744 case CCValAssign::ZExt:
1754 assert(VA.isMemLoc() && "CCValAssign is neither reg nor mem");
1775 case CCValAssign
[all...]

Completed in 591 milliseconds

12