/external/ltrace/sysdeps/linux-gnu/arm/ |
H A D | trace.c | 445 const unsigned imm2 = BITS(inst2, 0, 10); local 450 = ((imm1 << 12) + (imm2 << 1)); 477 const unsigned imm2 = BITS(inst2, 0, 10); local 483 offset += (imm1 << 12) + (imm2 << 1);
|
/external/chromium_org/v8/src/arm64/ |
H A D | assembler-arm64-inl.h | 1194 Instr Assembler::ImmBarrierDomain(int imm2) { argument 1195 DCHECK(is_uint2(imm2)); 1196 return imm2 << ImmBarrierDomain_offset; 1200 Instr Assembler::ImmBarrierType(int imm2) { argument 1201 DCHECK(is_uint2(imm2)); 1202 return imm2 << ImmBarrierType_offset;
|
H A D | assembler-arm64.h | 1849 inline static Instr ImmBarrierDomain(int imm2); 1850 inline static Instr ImmBarrierType(int imm2);
|
/external/vixl/src/a64/ |
H A D | assembler-a64.h | 1622 static Instr ImmBarrierDomain(int imm2) { 1623 VIXL_ASSERT(is_uint2(imm2)); 1624 return imm2 << ImmBarrierDomain_offset; 1627 static Instr ImmBarrierType(int imm2) { 1628 VIXL_ASSERT(is_uint2(imm2)); 1629 return imm2 << ImmBarrierType_offset;
|
/external/llvm/lib/Target/Mips/ |
H A D | MipsFastISel.cpp | 93 uint64_t imm2, unsigned Op3, bool Op3IsKill) { 91 FastEmitInst_riir(uint64_t inst, const TargetRegisterClass *RC, unsigned Op0, bool Op0IsKill, uint64_t imm1, uint64_t imm2, unsigned Op3, bool Op3IsKill) argument
|
/external/valgrind/main/none/tests/ppc32/ |
H A D | test_dfp5.c | 234 typedef void (*test_func_t)(unsigned int imm, unsigned int imm2, dfp_val_t valB);
|
/external/valgrind/main/none/tests/ppc64/ |
H A D | test_dfp5.c | 234 typedef void (*test_func_t)(unsigned int imm, unsigned int imm2, dfp_val_t valB);
|
/external/pcre/dist/sljit/ |
H A D | sljitNativeARM_32.c | 1195 sljit_uw imm2; local 1238 imm2 = SRC2_IMM | ((imm >> 8) & 0xff) | (((rol + 8) & 0xf) << 8); 1261 imm2 = SRC2_IMM | (imm >> 24) | ((rol & 0xf) << 8); 1291 imm2 = SRC2_IMM | (imm >> 24) | ((rol & 0xf) << 8); 1297 FAIL_IF(push_inst(compiler, EMIT_DATA_PROCESS_INS(positive ? ORR_DP : BIC_DP, 0, reg, reg, imm2)));
|
/external/chromium_org/third_party/mesa/src/src/gallium/drivers/nv50/codegen/ |
H A D | nv50_ir_peephole.cpp | 552 const int s, ImmediateValue& imm2) 558 float f = imm2.reg.data.f32; 574 // d = mul a, imm2 -> d = mul r, (imm1 * imm2) 551 tryCollapseChainedMULs(Instruction *mul2, const int s, ImmediateValue& imm2) argument
|
/external/mesa3d/src/gallium/drivers/nv50/codegen/ |
H A D | nv50_ir_peephole.cpp | 552 const int s, ImmediateValue& imm2) 558 float f = imm2.reg.data.f32; 574 // d = mul a, imm2 -> d = mul r, (imm1 * imm2) 551 tryCollapseChainedMULs(Instruction *mul2, const int s, ImmediateValue& imm2) argument
|
/external/valgrind/main/VEX/priv/ |
H A D | host_ppc_defs.c | 3156 UInt imm1, UInt imm2, UInt opc2 ) 3163 vassert(imm2 < 0x40); 3165 imm2 = ((imm2 & 0x1F) << 1) | (imm2 >> 5); 3167 ((imm1 & 0x1F)<<11) | (imm2<<5) | 3155 mkFormMD( UChar* p, UInt opc1, UInt r1, UInt r2, UInt imm1, UInt imm2, UInt opc2 ) argument
|
H A D | guest_arm_toIR.c | 20172 /* ------------- LD/ST reg+(reg<<imm2) ------------- */ 20211 UInt imm2 = INSN1(5,4); local 20248 binop(Iop_Shl32, getIRegT(rM), mkU8(imm2)) )); 20318 nm, rT, rN, rM, imm2); 21506 UInt imm2 = INSN1(5,4); local 21508 DIP("pld%s [r%u, r%u, lsl %d]\n", bW ? "w" : "", rN, rM, imm2);
|