Searched refs:P5 (Results 1 - 3 of 3) sorted by relevance

/hardware/intel/common/omx-components/videocodec/libvpx_internal/libvpx/vp8/common/ppc/
H A Dfilter_altivec.asm66 .macro vinterp_no_store P0 P1 P2 P3 P4 P5
73 Msum v16, v17, \P5, v5, v8
88 .macro vinterp_no_store_8x8 P0 P1 P2 P3 P4 P5
95 Msum v21, v22, \P5, v18, v25
111 .macro Vinterp P0 P1 P2 P3 P4 P5
112 vinterp_no_store \P0, \P1, \P2, \P3, \P4, \P5
118 .macro luma_v P0, P1, P2, P3, P4, P5
119 addi r9, r9, 16 ;# P5 = newest input row
120 lvx \P5, 0, r9
121 Vinterp \P0, \P1, \P2, \P3, \P4, \P5
[all...]
/hardware/intel/img/psb_video/src/mrst/
H A Dpsb_VC1.c671 #define P5(x) psb__trace_message("PARAMS: " #x "\t= %d\n", p->mv_fields.bits.x) macro
672 P5(mv_mode);
673 P5(mv_mode2);
675 P5(mv_table);
676 P5(two_mv_block_pattern_table);
677 P5(four_mv_switch);
678 P5(four_mv_block_pattern_table);
679 P5(extended_mv_flag);
680 P5(extended_mv_range);
681 P5(extended_dmv_fla
[all...]
/hardware/intel/img/psb_video/src/
H A Dpnw_VC1.c677 #define P5(x) psb__trace_message("PARAMS: " #x "\t= %d\n", p->mv_fields.bits.x) macro
678 P5(mv_mode);
679 P5(mv_mode2);
681 P5(mv_table);
682 P5(two_mv_block_pattern_table);
683 P5(four_mv_switch);
684 P5(four_mv_block_pattern_table);
685 P5(extended_mv_flag);
686 P5(extended_mv_range);
687 P5(extended_dmv_fla
[all...]

Completed in 95 milliseconds