Searched refs:dRow0 (Results 1 - 5 of 5) sorted by relevance
/frameworks/av/media/libstagefright/codecs/on2/h264dec/omxdl/arm_neon/vc/m4p2/src/ |
H A D | omxVCM4P2_MCReconBlock_s.s | 64 VLD1 dRow0, [pSrc], srcStep 73 VST1 dRow0, [pDst@64], dstStep 111 VLD1 {dRow0, dRow0Shft}, [pSrc], srcStep 112 VEXT dRow0Shft, dRow0, dRow0Shft, #1 127 $M_VHADDR dRow0, dRow0, dRow0Shft 129 VST1 dRow0, [pDst@64], dstStep 172 VLD1 dRow0, [pSrc], srcStep 180 $M_VHADDR dRow0, dRow0, dRow 307 dRow0 DN D0.U8 define [all...] |
/frameworks/av/media/libstagefright/codecs/on2/h264dec/omxdl/arm_neon/vc/m4p10/src/ |
H A D | omxVCM4P10_FilterDeblockingChroma_VerEdge_I_s.s | 63 dRow0 DN D7.U8 define 159 VLD1 dRow0, [pSrcDst], step 170 ;// dRow0 = [q3r0 q2r0 q1r0 q0r0 p0r0 p1r0 p2r0 p3r0] 180 VZIP.8 dRow0, dRow1 185 VZIP.16 dRow0, dRow2 190 VZIP.32 dRow0, dRow4
|
H A D | omxVCM4P10_FilterDeblockingLuma_VerEdge_I_s.s | 65 dRow0 DN D7.U8 define 74 ;// dRow0 - dP_3, dRow1 - dQ_0, dRow2 - dP_1, dRow3 - dQ_2 251 VLD1 dRow0, [pSrcDst], pTmpStep 254 VZIP.8 dRow0, dRow1 265 ;// dRow0 = [q3r0 q2r0 q1r0 q0r0 p0r0 p1r0 p2r0 p3r0] 279 VZIP.16 dRow0, dRow2 287 VZIP.32 dRow0, dRow4 290 ;// dRow0 - dP_3, dRow1 - dQ_0, dRow2 - dP_1, dRow3 - dQ_2
|
/frameworks/av/media/libstagefright/codecs/on2/h264dec/source/arm_neon_asm/ |
H A D | h264bsdWriteMacroblock.s | 52 dRow0 DN D0.U8 define 126 VST1 {dRow0}, [cb@64], cwidth
|
/frameworks/av/media/libstagefright/codecs/on2/h264dec/source/arm_neon_asm_gcc/ |
H A D | h264bsdWriteMacroblock.S | 54 #define dRow0 D0.U8 define 128 VST1 {dRow0}, [cb,:64], cwidth
|
Completed in 1087 milliseconds