/external/eigen/bench/ |
H A D | benchGeometry.cpp | 16 TV, enumerator in enum:func_opt 26 struct func<res, arg1, arg2, TV> 99 run_vec(TV, float, Isometry, AutoAlign, 3); 100 run_vec(TV, float, Isometry, DontAlign, 3); 101 run_vec(TV, float, Isometry, AutoAlign, 4); 102 run_vec(TV, float, Isometry, DontAlign, 4); 103 run_vec(TV, float, Projective, AutoAlign, 4); 104 run_vec(TV, float, Projective, DontAlign, 4); 105 run_vec(TV, double, Isometry, AutoAlign, 3); 106 run_vec(TV, doubl [all...] |
/external/clang/include/clang/AST/ |
H A D | TemplateBase.h | 105 struct TV { struct in class:clang::TemplateArgument 114 struct TV TypeOrValue;
|
/external/llvm/lib/Analysis/ |
H A D | InstructionSimplify.cpp | 311 Value *TV; local 314 TV = SimplifyBinOp(Opcode, SI->getTrueValue(), RHS, Q, MaxRecurse); 317 TV = SimplifyBinOp(Opcode, LHS, SI->getTrueValue(), Q, MaxRecurse); 323 if (TV == FV) 324 return TV; 327 if (TV && isa<UndefValue>(TV)) 330 return TV; 334 if (TV == SI->getTrueValue() && FV == SI->getFalseValue()) 340 if ((FV && !TV) || (T 383 Value *TV = SI->getTrueValue(); local [all...] |
/external/llvm/lib/Transforms/InstCombine/ |
H A D | InstCombineAddSub.cpp | 1223 Value *TV = SI->getTrueValue(); local 1229 if (match(FV, m_Zero()) && match(TV, m_Sub(m_Value(N), m_Specific(A)))) 1233 if (match(TV, m_Zero()) && match(FV, m_Sub(m_Value(N), m_Specific(A))))
|
/external/clang/lib/Sema/ |
H A D | SemaChecking.cpp | 642 unsigned TV = 0; local 658 TV = Result.getLimitedValue(64); 659 if ((TV > 63) || (mask & (1ULL << TV)) == 0) 677 getNeonEltType(NeonTypeFlags(TV), Context, IsPolyUnsigned, IsInt64Long);
|
/external/llvm/lib/Target/PowerPC/ |
H A D | PPCISelLowering.cpp | 5777 SDValue TV = Op.getOperand(2), FV = Op.getOperand(3); local 5787 std::swap(TV, FV); 5791 Sel1 = DAG.getNode(PPCISD::FSEL, dl, ResVT, LHS, TV, FV); 5798 std::swap(TV, FV); // fsel is natively setge, swap operands for setlt 5803 return DAG.getNode(PPCISD::FSEL, dl, ResVT, LHS, TV, FV); 5806 std::swap(TV, FV); // fsel is natively setge, swap operands for setlt 5812 DAG.getNode(ISD::FNEG, dl, MVT::f64, LHS), TV, FV); 5819 std::swap(TV, FV); 5824 Sel1 = DAG.getNode(PPCISD::FSEL, dl, ResVT, Cmp, TV, FV); 5834 return DAG.getNode(PPCISD::FSEL, dl, ResVT, Cmp, FV, TV); [all...] |