Searched refs:PredDef (Results 1 - 3 of 3) sorted by relevance
| /external/llvm/lib/Target/Hexagon/ |
| H A D | HexagonHardwareLoops.cpp | 1315 MachineInstr *PredDef = MRI->getVRegDef(P); local
1317 if (!PredDef->isCompare())
1327 for (unsigned i = 0, n = PredDef->getNumOperands(); i < n; ++i) {
1328 MachineOperand &MO = PredDef->getOperand(i);
1387 bool Order = orderBumpCompare(BumpI, PredDef);
1393 for (unsigned i = 0, n = PredDef->getNumOperands(); i < n; ++i) {
1394 MachineOperand &MO = PredDef->getOperand(i);
|
| /external/llvm/utils/TableGen/ |
| H A D | CodeGenSchedule.cpp | 958 bool mutuallyExclusive(Record *PredDef, ArrayRef<PredCheck> Term);
975 bool PredTransitions::mutuallyExclusive(Record *PredDef,
980 if (I->Predicate == PredDef)
987 if ((*VI)->getValueAsDef("Predicate") == PredDef)
1114 Record *PredDef = Variant.VarOrSeqDef->getValueAsDef("Predicate");
1115 if (mutuallyExclusive(PredDef, TransVec[TransIdx].PredTerm))
1150 Record *PredDef = VInfo.VarOrSeqDef->getValueAsDef("Predicate");
1151 Trans.PredTerm.push_back(PredCheck(IsRead, VInfo.RWIdx,PredDef));
|
| /external/llvm/lib/Transforms/Utils/ |
| H A D | SimplifyCFG.cpp | 638 BasicBlock *PredDef = GetValueEqualityComparisonCases(Pred->getTerminator(), local
640 EliminateBlockCases(PredDef, PredCases); // Remove default from cases.
649 if (PredDef == TI->getParent()) {
|
Completed in 125 milliseconds