Searched refs:X0110 (Results 1 - 1 of 1) sorted by relevance
| /external/valgrind/VEX/priv/ |
| H A D | host_arm_defs.c | 2719 #define X0110 BITS4(0,1,1,0) macro
2981 case ARMalu_SBC: subopc = X0110; break;
3021 instr = XXXXXXXX(X1110,X0001,X0110,X1111,
3542 case ARMvfp_ADD: pqrs = X0110; break;
3567 case ARMvfp_ADD: pqrs = X0110; break;
4114 sz & 0xf, regD, X0110,
4126 insn = XXXXXXXX(0xF, X0011, BITS4(1,D,1,1), X1011, regD, X0110,
4130 insn = XXXXXXXX(0xF, X0011, BITS4(1,D,1,1), X1011, regD, X0110,
4166 insn = XXXXXXXX(0xF, X0011, BITS4(1,D,1,1), X0110, regD, X0110,
4863 #undef X0110 macro
[all...] |
Completed in 27 milliseconds