Searched refs:f21 (Results 1 - 25 of 61) sorted by relevance

123

/external/compiler-rt/lib/builtins/ppc/
H A DrestFP.S30 lfd f21,-88(r1)
H A DsaveFP.S28 stfd f21,-88(r1)
/external/compiler-rt/test/cfi/
H A Dutils.h36 virtual void f21() {} function in class:Deriver
/external/llvm/test/MC/ARM/
H A Dsymbol-variants.s71 .word f21(tlsldo)
73 @CHECK: 54 R_ARM_TLS_LDO32 f21
/external/clang/test/CodeGenCXX/
H A Daarch64-mangle-neon-vectors.cpp80 void f21(int64x2_t) {} function
H A Ddebug-info-line.cpp256 void f21() { function
/external/clang/test/CodeGen/
H A Darm-arguments.c119 // APCS-GNU-LABEL: define i8 @f21()
120 // AAPCS-LABEL: define arm_aapcscc i32 @f21()
122 struct s21 f21(void) {} function
H A Dx86_32-arguments-darwin.c99 // CHECK: void @f21(%{{.*}}* noalias sret %agg.result)
105 struct { T15 a; } f21(void) { while (1) {} } function
H A Dx86_64-arguments.c122 // CHECK-LABEL: define i8* @f21(i64 %S.coerce0, i8* %S.coerce1)
123 const char *f21(struct StringRef S) { return S.x+S.Ptr; } function
/external/llvm/test/MC/Mips/mips1/
H A Dinvalid-mips5-wrong-error.s17 c.ngl.ps $f21,$f30 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: unknown instruction
20 c.ole.ps $fcc7,$f21,$f8 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: unknown instruction
/external/llvm/test/MC/Mips/mips2/
H A Dinvalid-mips5-wrong-error.s17 c.ngl.ps $f21,$f30 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: unknown instruction
20 c.ole.ps $fcc7,$f21,$f8 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: unknown instruction
/external/llvm/test/MC/Mips/mips3/
H A Dinvalid-mips5-wrong-error.s17 c.ngl.ps $f21,$f30 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: unknown instruction
20 c.ole.ps $fcc7,$f21,$f8 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: unknown instruction
H A Dinvalid-mips4.s19 movn.d $f27,$f21,$k0 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
H A Dinvalid-mips5.s20 movn.d $f27,$f21,$k0 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
/external/llvm/test/MC/Mips/mips4/
H A Dinvalid-mips5-wrong-error.s17 c.ngl.ps $f21,$f30 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: unknown instruction
20 c.ole.ps $fcc7,$f21,$f8 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: unknown instruction
/external/llvm/test/MC/Mips/mips64r6/
H A Dinvalid-mips5-wrong-error.s20 c.ngl.ps $f21,$f30 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: unknown instruction
23 c.ole.ps $fcc7,$f21,$f8 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: unknown instruction
/external/v8/test/mjsunit/harmony/
H A Dblock-let-crankshaft.js34 f15, f16, f17, f18, f19, f20, f21, f22, f23, f24, f25, f26,
142 function f21(x) { function
/external/llvm/test/MC/ELF/
H A Dcfi.s125 f21: label
/external/llvm/test/MC/PowerPC/
H A Dppc64-regs.s60 #CHECK: .cfi_offset f21, 468
177 .cfi_offset f21,468
/external/llvm/test/MC/Mips/mips32r6/
H A Dinvalid-mips32.s18 movn.d $f27,$f21,$k0 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
/external/clang/test/Analysis/
H A Ddead-stores.c229 int f21() { function
/external/libunwind/src/ia64/
H A Dgetcontext.S151 stf.spill [r9] = f21, (FR(23) - FR(21)) // M3
/external/mesa3d/src/mesa/sparc/
H A Dsparc_matrix.h40 #define M5 %f21
/external/valgrind/none/tests/mips32/
H A DMoveIns.c304 TESTINSNMOVE("mfc1 $v0, $f21", 16, f21, v0);
333 TESTINSNMOVEt("mtc1 $v0, $f21", 18, f21, v0);
362 TESTINSNMOVE1s("mov.s $f20, $f21", 16, f20, f21);
363 TESTINSNMOVE1s("mov.s $f21, $f22", 20, f21, f22);
/external/clang/test/Misc/
H A Ddiag-template-diffing.cpp557 int f21(vector<const U21<int>>);
558 int k21 = f21(vector<U21<int>>());
559 // CHECK-ELIDE-NOTREE: no matching function for call to 'f21'
561 // CHECK-NOELIDE-NOTREE: no matching function for call to 'f21'
563 // CHECK-ELIDE-TREE: no matching function for call to 'f21'
568 // CHECK-NOELIDE-TREE: no matching function for call to 'f21'

Completed in 561 milliseconds

123