Searched refs:addq (Results 1 - 7 of 7) sorted by relevance

/art/runtime/arch/x86_64/
H A Djni_entrypoints_x86_64.S63 addq LITERAL(72 + 4 * 8), %rsp
H A Dquick_entrypoints_x86_64.S35 addq MACRO_LITERAL(4 * 8), %rsp
132 addq LITERAL(8 + 4*8), %rsp
248 addq MACRO_LITERAL(80 + 4 * 8), %rsp
400 addq MACRO_LITERAL(1), %r10 // shorty++
407 addq MACRO_LITERAL(4), %r11 // arg_array++
411 addq MACRO_LITERAL(4), %r11 // arg_array++
415 addq MACRO_LITERAL(8), %r11 // arg_array+=2
419 addq MACRO_LITERAL(4), %r11 // arg_array++
431 addq MACRO_LITERAL(1), %r10 // shorty++
441 addq MACRO_LITERA
[all...]
/art/compiler/utils/x86_64/
H A Dassembler_x86_64.h522 void addq(CpuRegister reg, const Immediate& imm);
523 void addq(CpuRegister dst, CpuRegister src);
524 void addq(CpuRegister dst, const Address& address);
H A Dassembler_x86_64.cc1551 void X86_64Assembler::addq(CpuRegister reg, const Immediate& imm) { function in class:art::x86_64::X86_64Assembler
1553 CHECK(imm.is_int32()); // addq only supports 32b immediate.
1559 void X86_64Assembler::addq(CpuRegister dst, const Address& address) { function in class:art::x86_64::X86_64Assembler
1567 void X86_64Assembler::addq(CpuRegister dst, CpuRegister src) { function in class:art::x86_64::X86_64Assembler
1569 // 0x01 is addq r/m64 <- r/m64 + r64, with op1 in r/m and op2 in reg: so reverse EmitRex64
2082 addq(CpuRegister(RSP), Immediate(2 * sizeof(intptr_t)));
2434 addq(CpuRegister(RSP), Immediate(adjust));
2452 addq(CpuRegister(RSP), Immediate(-static_cast<int64_t>(adjust)));
2458 addq(CpuRegister(RSP), Immediate(adjust));
2662 addq(CpuRegiste
[all...]
H A Dassembler_x86_64_test.cc303 DriverStr(RepeatRR(&x86_64::X86_64Assembler::addq, "addq %{reg2}, %{reg1}"), "addq");
307 DriverStr(RepeatRI(&x86_64::X86_64Assembler::addq, 4U, "addq ${imm}, %{reg}"), "addqi");
723 GetAssembler()->addq(x86_64::CpuRegister(x86_64::R12),
725 const char* expected = "addq 0(%R9), %R12\n";
726 DriverStr(expected, "addq");
1159 str << "addq $" << displacement << ", %rsp\n";
1180 str << "addq
[all...]
/art/compiler/optimizing/
H A Dintrinsics_x86_64.cc360 __ addq(out, mask);
957 __ addq(string_obj, Immediate(value_offset));
H A Dcode_generator_x86_64.cc566 __ addq(CpuRegister(RSP), Immediate(adjust));
2091 // We can use a leaq or addq if the constant can fit in an immediate.
2143 __ addq(out.AsRegister<CpuRegister>(), second.AsRegister<CpuRegister>());
2154 __ addq(out.AsRegister<CpuRegister>(), Immediate(int32_value));
2459 __ addq(CpuRegister(RSP), Immediate(2 * elem_size));
2535 __ addq(rdx, numerator);
2638 __ addq(rdx, numerator);
2652 __ addq(rdx, rax);

Completed in 40 milliseconds