Search

Home

Sort by

Searched defs:ShiftImm (Results 1 - 3 of 3) sorted by relevance

/external/llvm/lib/Target/ARM/
H A D	ARMFastISel.cpp	`2767 unsigned ShiftImm; local 2770 ShiftImm = CI->getZExtValue(); 2774 if (ShiftImm == 0 \|\| ShiftImm >=32) 2798 MIB.addImm(ARM_AM::getSORegOpc(ShiftTy, ShiftImm));`
/external/llvm/lib/Target/AArch64/
H A D	AArch64FastISel.cpp	170 uint64_t ShiftImm, bool SetFlags = false, 175 uint64_t ShiftImm, bool SetFlags = false, 201 AArch64_AM::ShiftExtendType ShiftType, uint64_t ShiftImm, 209 uint64_t ShiftImm); 1273 unsigned ShiftImm; local 1275 ShiftImm = 0; 1277 ShiftImm = 12; 1306 .addImm(getShifterImm(AArch64_AM::LSL, ShiftImm)); 1314 uint64_t ShiftImm, bool SetFlags, 1343 .addImm(getShifterImm(ShiftType, ShiftImm)); 1310 emitAddSub_rs(bool UseAdd, MVT RetVT, unsigned LHSReg, bool LHSIsKill, unsigned RHSReg, bool RHSIsKill, AArch64_AM::ShiftExtendType ShiftType, uint64_t ShiftImm, bool SetFlags, bool WantResult) argument 1347 emitAddSub_rx(bool UseAdd, MVT RetVT, unsigned LHSReg, bool LHSIsKill, unsigned RHSReg, bool RHSIsKill, AArch64_AM::ShiftExtendType ExtType, uint64_t ShiftImm, bool SetFlags, bool WantResult) argument 1499 emitSubs_rs(MVT RetVT, unsigned LHSReg, bool LHSIsKill, unsigned RHSReg, bool RHSIsKill, AArch64_AM::ShiftExtendType ShiftType, uint64_t ShiftImm, bool WantResult) argument 1633 emitLogicalOp_rs(unsigned ISDOpc, MVT RetVT, unsigned LHSReg, bool LHSIsKill, unsigned RHSReg, bool RHSIsKill, uint64_t ShiftImm) argument [all...]
/external/llvm/lib/Target/ARM/AsmParser/
H A D	ARMAsmParser.cpp	492 unsigned ShiftImm; // shift for OffsetReg. member in struct:__anon10685::ARMOperand::MemoryOp 502 unsigned ShiftImm; member in struct:__anon10685::ARMOperand::PostIdxRegOp 514 unsigned ShiftImm; member in struct:__anon10685::ARMOperand::RegShiftedRegOp 520 unsigned ShiftImm; member in struct:__anon10685::ARMOperand::RegShiftedImmOp 1271 Memory.ShiftType != ARM_AM::lsl \|\| Memory.ShiftImm != 1 \|\| 1288 if (Memory.ShiftType != ARM_AM::lsl \|\| Memory.ShiftImm > 3) 1809 ARM_AM::getSORegOpc(RegShiftedReg.ShiftTy, RegShiftedReg.ShiftImm))); 1818 unsigned Imm = (RegShiftedImm.ShiftImm == 32 ? 0 : RegShiftedImm.ShiftImm); 2131 Memory.ShiftImm, Memor 2619 CreateShiftedRegister(ARM_AM::ShiftOpc ShTy, unsigned SrcReg, unsigned ShiftReg, unsigned ShiftImm, SMLoc S, SMLoc E) argument 2633 CreateShiftedImmediate(ARM_AM::ShiftOpc ShTy, unsigned SrcReg, unsigned ShiftImm, SMLoc S, SMLoc E) argument 2764 CreateMem(unsigned BaseRegNum, const MCConstantExpr *OffsetImm, unsigned OffsetRegNum, ARM_AM::ShiftOpc ShiftType, unsigned ShiftImm, unsigned Alignment, bool isNegative, SMLoc S, SMLoc E, SMLoc AlignmentLoc = SMLoc()) argument 2783 CreatePostIdxReg(unsigned RegNum, bool isAdd, ARM_AM::ShiftOpc ShiftTy, unsigned ShiftImm, SMLoc S, SMLoc E) argument 4605 unsigned ShiftImm = 0; local 4931 unsigned ShiftImm = 0; local [all...]

Completed in 115 milliseconds