Searched refs:num_outputs (Results 1 - 25 of 50) sorted by relevance

12

/external/mesa3d/src/gallium/drivers/llvmpipe/
H A Dlp_state_so.c44 so->base.num_outputs = templ->num_outputs;
47 templ->num_outputs * sizeof(templ->output[0]));
/external/ceres-solver/include/ceres/internal/
H A Dautodiff.h211 int num_outputs,
215 DCHECK_GT(num_outputs, 0);
233 N0 + N1 + N2 + N3 + N4 + N5 + N6 + N7 + N8 + N9 + num_outputs);
287 internal::Take0thOrderPart(num_outputs, output, function_value);
294 N ## i>(num_outputs, \
209 Differentiate(const Functor& functor, T const *const *parameters, int num_outputs, T *function_value, T **jacobians) argument
/external/mesa3d/src/gallium/drivers/r300/
H A Dr300_vs_draw.c64 unsigned num_outputs; member in struct:vs_transform_context
104 ++vsctx->num_outputs;
204 ++vsctx->num_outputs;
234 TGSI_INTERPOLATE_PERSPECTIVE, vsctx->num_outputs);
264 new_inst.Dst[0].Register.Index = vsctx->num_outputs - 1;
335 for (i = 0; i < info.num_outputs; i++) {
H A Dr300_fs.c94 compiler->OutputColor[0] = shader->info.num_outputs;
95 compiler->OutputColor[1] = shader->info.num_outputs;
96 compiler->OutputColor[2] = shader->info.num_outputs;
97 compiler->OutputColor[3] = shader->info.num_outputs;
98 compiler->OutputDepth = shader->info.num_outputs;
101 for(i = 0; i < shader->info.num_outputs; ++i) {
H A Dr300_vs.c48 for (i = 0; i < info->num_outputs; i++) {
251 compiler.RequiredOutputs = ~(~0 << (vs->info.num_outputs + 1));
/external/mesa3d/src/gallium/auxiliary/tgsi/
H A Dtgsi_scan.h44 ubyte num_outputs; member in struct:tgsi_shader_info
/external/mesa3d/src/gallium/auxiliary/draw/
H A Ddraw_pt_so_emit.c58 emit->has_so = (draw->vs.vertex_shader->state.stream_output.num_outputs > 0);
106 for (slot = 0; slot < state->num_outputs; ++slot) {
125 for (slot = 0; slot < state->num_outputs; ++slot) {
H A Ddraw_gs.c129 for (i = 0; i < gs->info.num_outputs; i++) {
146 draw->gs.num_gs_outputs = dgs->info.num_outputs;
184 shader->info.num_outputs;
186 debug_printf("%d) Output vert:\n", idx / shader->info.num_outputs);
188 for (slot = 0; slot < shader->info.num_outputs; slot++) {
H A Ddraw_pipe_stipple.c76 int num_outputs = draw_current_shader_outputs(draw); local
77 for (attr = 0; attr < num_outputs; attr++) {
H A Ddraw_vs.c124 for (i = 0; i < vs->info.num_outputs; i++) {
160 draw->vs.num_vs_outputs = dvs->info.num_outputs;
H A Ddraw_vs_exec.c161 for (slot = 0; slot < shader->info.num_outputs; slot++) {
187 for (slot = 0; slot < shader->info.num_outputs; slot++) {
H A Ddraw_context.c466 uint num_outputs; local
474 num_outputs = draw_current_shader_outputs(draw);
481 draw->extra_shader_outputs.slot[n] = num_outputs + n;
537 for (i = 0; i < info->num_outputs; i++) {
570 count = info->num_outputs;
H A Ddraw_pipe_twoside.c115 for (i = 0; i < vs->info.num_outputs; i++) {
H A Ddraw_vs_ppc.c132 for (attr = 0; attr < base->info.num_outputs; attr++) {
/external/mesa3d/src/mesa/state_tracker/
H A Dst_program.c185 stvp->num_outputs = 0;
215 unsigned slot = stvp->num_outputs++;
289 stvp->result_to_output[VERT_RESULT_EDGE] = stvp->num_outputs;
290 stvp->output_semantic_name[stvp->num_outputs] = TGSI_SEMANTIC_EDGEFLAG;
291 stvp->output_semantic_index[stvp->num_outputs] = 0;
307 unsigned num_outputs; local
326 num_outputs = stvp->num_outputs;
329 num_outputs++;
352 stvp->num_outputs,
[all...]
H A Dst_program.h159 GLuint num_outputs; member in struct:st_vertex_program
/external/mesa3d/src/gallium/drivers/svga/
H A Dsvga_pipe_fs.c72 fs->base.info.num_inputs, fs->base.info.num_outputs);
H A Dsvga_pipe_vs.c131 vs->base.info.num_inputs, vs->base.info.num_outputs);
/external/mesa3d/src/mesa/drivers/dri/i965/
H A Dgen6_sf_state.c122 uint32_t num_outputs = _mesa_bitcount_64(brw->fragment_program->Base.InputsRead); local
137 dw1 = GEN6_SF_SWIZZLE_ENABLE | num_outputs << GEN6_SF_NUM_OUTPUTS_SHIFT;
H A Dgen7_sf_state.c38 uint32_t num_outputs = _mesa_bitcount_64(brw->fragment_program->Base.InputsRead); local
51 dw1 = GEN7_SBE_SWIZZLE_ENABLE | num_outputs << GEN7_SBE_NUM_OUTPUTS_SHIFT;
/external/libdrm/include/drm/
H A Dvmwgfx_drm.h596 * of num_outputs drm_vmw_rect's.
602 * @num_outputs: number of active
609 uint32_t num_outputs; member in struct:drm_vmw_update_layout_arg
/external/mesa3d/src/gallium/drivers/softpipe/
H A Dsp_fs_exec.c138 const uint n = var->info.num_outputs;
/external/mesa3d/src/gallium/include/pipe/
H A Dp_state.h191 unsigned num_outputs; member in struct:pipe_stream_output_info
/external/mesa3d/src/gallium/state_trackers/d3d1x/dxgi/src/
H A Ddxgi_native.cpp252 int num_outputs; member in struct:GalliumDXGIAdapter
296 num_outputs = 0;
302 connectors = display->modeset->get_connectors(display, &num_outputs, &num_crtcs);
304 num_outputs = 0;
305 else if(!num_outputs)
311 if(!num_outputs)
312 num_outputs = 1;
331 if(output >= (unsigned)num_outputs)
/external/mesa3d/src/gallium/drivers/nv50/
H A Dnv50_program.c264 for (i = 0; i < pso->num_outputs; ++i) {
289 for (i = 0; i < pso->num_outputs; ++i) {
364 if (prog->pipe.stream_output.num_outputs)

Completed in 2300 milliseconds

12