Searched refs:regs (Results 1 - 25 of 276) sorted by relevance

1234567891011>>

/external/libunwind/src/aarch64/
H A Dgen-offsets.c30 SC ("R0", regs[0]);
31 SC ("R1", regs[1]);
32 SC ("R2", regs[2]);
33 SC ("R3", regs[3]);
34 SC ("R4", regs[4]);
35 SC ("R5", regs[5]);
36 SC ("R6", regs[6]);
37 SC ("R7", regs[7]);
38 SC ("R8", regs[8]);
39 SC ("R9", regs[
[all...]
H A DGresume.c43 unsigned long regs[11]; local
44 regs[0] = uc->uc_mcontext.regs[19];
45 regs[1] = uc->uc_mcontext.regs[20];
46 regs[2] = uc->uc_mcontext.regs[21];
47 regs[3] = uc->uc_mcontext.regs[22];
48 regs[
[all...]
/external/strace/linux/avr32/
H A Duserent.h1 { uoff(regs.sr), "sr" },
2 { uoff(regs.pc), "pc" },
3 { uoff(regs.lr), "lr" },
4 { uoff(regs.sp), "sp" },
5 { uoff(regs.r12), "r12" },
6 { uoff(regs.r11), "r11" },
7 { uoff(regs.r10), "r10" },
8 { uoff(regs.r9), "r9" },
9 { uoff(regs.r8), "r8" },
10 { uoff(regs
[all...]
/external/strace/linux/aarch64/
H A Dget_syscall_args.c2 tcp->u_arg[0] = aarch64_regs.regs[0];
3 tcp->u_arg[1] = aarch64_regs.regs[1];
4 tcp->u_arg[2] = aarch64_regs.regs[2];
5 tcp->u_arg[3] = aarch64_regs.regs[3];
6 tcp->u_arg[4] = aarch64_regs.regs[4];
7 tcp->u_arg[5] = aarch64_regs.regs[5];
H A Dget_error.c2 if (check_errno && is_negated_errno(aarch64_regs.regs[0])) {
4 tcp->u_error = -aarch64_regs.regs[0];
6 tcp->u_rval = aarch64_regs.regs[0];
/external/strace/linux/tile/
H A Dget_syscall_args.c1 tcp->u_arg[0] = tile_regs.regs[0];
2 tcp->u_arg[1] = tile_regs.regs[1];
3 tcp->u_arg[2] = tile_regs.regs[2];
4 tcp->u_arg[3] = tile_regs.regs[3];
5 tcp->u_arg[4] = tile_regs.regs[4];
6 tcp->u_arg[5] = tile_regs.regs[5];
H A Dget_error.c7 if (check_errno && is_negated_errno(tile_regs.regs[0])) {
9 tcp->u_error = -tile_regs.regs[0];
11 tcp->u_rval = tile_regs.regs[0];
/external/strace/linux/arm/
H A Duserent.h1 { uoff(regs.ARM_r0), "r0" },
2 { uoff(regs.ARM_r1), "r1" },
3 { uoff(regs.ARM_r2), "r2" },
4 { uoff(regs.ARM_r3), "r3" },
5 { uoff(regs.ARM_r4), "r4" },
6 { uoff(regs.ARM_r5), "r5" },
7 { uoff(regs.ARM_r6), "r6" },
8 { uoff(regs.ARM_r7), "r7" },
9 { uoff(regs.ARM_r8), "r8" },
10 { uoff(regs
[all...]
/external/strace/linux/sh64/
H A Duserent.h152 XLAT_UOFF(regs), variable
/external/libunwind/src/arm/
H A DGresume.c47 unsigned long regs[10]; local
48 regs[0] = uc->regs[4];
49 regs[1] = uc->regs[5];
50 regs[2] = uc->regs[6];
51 regs[3] = uc->regs[7];
52 regs[
[all...]
/external/ltrace/sysdeps/linux-gnu/aarch64/
H A Dregs.c34 aarch64_read_gregs(struct process *proc, struct user_pt_regs *regs) argument
36 *regs = (struct user_pt_regs) {};
38 iovec.iov_base = regs;
39 iovec.iov_len = sizeof *regs;
45 aarch64_write_gregs(struct process *proc, struct user_pt_regs *regs) argument
48 iovec.iov_base = regs;
49 iovec.iov_len = sizeof *regs;
55 aarch64_read_fregs(struct process *proc, struct user_fpsimd_state *regs) argument
57 *regs = (struct user_fpsimd_state) {};
59 iovec.iov_base = regs;
68 struct user_pt_regs regs; local
88 struct user_pt_regs regs; local
108 struct user_pt_regs regs; local
122 struct user_pt_regs regs; local
[all...]
/external/ltrace/sysdeps/linux-gnu/metag/
H A Dregs.c34 struct user_gp_regs regs; local
37 iov.iov_base = &regs;
38 iov.iov_len = sizeof(regs);
42 return (void *)regs.pc; /* PC */
48 struct user_gp_regs regs; local
51 iov.iov_base = &regs;
52 iov.iov_len = sizeof(regs);
56 regs.pc = (unsigned long)addr;
58 iov.iov_base = &regs;
59 iov.iov_len = sizeof(regs);
66 struct user_gp_regs regs; local
80 struct user_gp_regs regs; local
[all...]
/external/valgrind/none/tests/amd64/
H A DredundantRexW.c39 void pp_XMMRegs ( char* who, XMMRegs* regs ) {
44 pp_UWord128( &regs->reg[i] );
78 void setup_regs_mem ( XMMRegs* regs, Mem* mem ) { argument
83 regs->reg[i].b[j] = 0x51 + (ctr++ % 7);
91 void before_test ( XMMRegs* regs, Mem* mem ) { argument
92 setup_regs_mem( regs, mem );
95 void after_test ( char* who, XMMRegs* regs, Mem* mem ) { argument
100 xor_XMMRegs( regs, &rdiff );
151 before_test( regs, mem );
159 : /*out*/ : /*in*/ "r"(regs), "
169 XMMRegs* regs; local
[all...]
/external/valgrind/coregrind/
H A Dm_debugger.c52 struct vki_user_regs_struct regs; local
53 VG_(memset)(&regs, 0, sizeof(regs));
54 regs.cs = vex->guest_CS;
55 regs.ss = vex->guest_SS;
56 regs.ds = vex->guest_DS;
57 regs.es = vex->guest_ES;
58 regs.fs = vex->guest_FS;
59 regs.gs = vex->guest_GS;
60 regs
[all...]
/external/dexmaker/src/dx/java/com/android/dx/dex/code/form/
H A DForm23x.java46 RegisterSpecList regs = insn.getRegisters();
47 return regs.get(0).regString() + ", " + regs.get(1).regString() +
48 ", " + regs.get(2).regString();
67 RegisterSpecList regs = insn.getRegisters();
70 (regs.size() == 3) &&
71 unsignedFitsInByte(regs.get(0).getReg()) &&
72 unsignedFitsInByte(regs.get(1).getReg()) &&
73 unsignedFitsInByte(regs.get(2).getReg());
79 RegisterSpecList regs
[all...]
H A DForm33x.java46 RegisterSpecList regs = insn.getRegisters();
47 return regs.get(0).regString() + ", " + regs.get(1).regString() +
48 ", " + regs.get(2).regString();
71 RegisterSpecList regs = insn.getRegisters();
74 (regs.size() == 3) &&
75 unsignedFitsInByte(regs.get(0).getReg()) &&
76 unsignedFitsInByte(regs.get(1).getReg()) &&
77 unsignedFitsInShort(regs.get(2).getReg());
83 RegisterSpecList regs
[all...]
H A DForm12x.java47 RegisterSpecList regs = insn.getRegisters();
48 int sz = regs.size();
56 return regs.get(sz - 2).regString() + ", " +
57 regs.get(sz - 1).regString();
80 RegisterSpecList regs = insn.getRegisters();
84 switch (regs.size()) {
86 rs1 = regs.get(0);
87 rs2 = regs.get(1);
95 rs1 = regs.get(1);
96 rs2 = regs
[all...]
H A DForm22t.java46 RegisterSpecList regs = insn.getRegisters();
47 return regs.get(0).regString() + ", " + regs.get(1).regString() +
66 RegisterSpecList regs = insn.getRegisters();
69 (regs.size() == 2) &&
70 unsignedFitsInNibble(regs.get(0).getReg()) &&
71 unsignedFitsInNibble(regs.get(1).getReg()))) {
82 RegisterSpecList regs = insn.getRegisters();
85 bits.set(0, unsignedFitsInNibble(regs.get(0).getReg()));
86 bits.set(1, unsignedFitsInNibble(regs
[all...]
H A DForm22x.java46 RegisterSpecList regs = insn.getRegisters();
47 return regs.get(0).regString() + ", " + regs.get(1).regString();
66 RegisterSpecList regs = insn.getRegisters();
69 (regs.size() == 2) &&
70 unsignedFitsInByte(regs.get(0).getReg()) &&
71 unsignedFitsInShort(regs.get(1).getReg());
77 RegisterSpecList regs = insn.getRegisters();
80 bits.set(0, unsignedFitsInByte(regs.get(0).getReg()));
81 bits.set(1, unsignedFitsInShort(regs
[all...]
H A DForm32x.java46 RegisterSpecList regs = insn.getRegisters();
47 return regs.get(0).regString() + ", " + regs.get(1).regString();
66 RegisterSpecList regs = insn.getRegisters();
68 (regs.size() == 2) &&
69 unsignedFitsInShort(regs.get(0).getReg()) &&
70 unsignedFitsInShort(regs.get(1).getReg());
76 RegisterSpecList regs = insn.getRegisters();
79 bits.set(0, unsignedFitsInShort(regs.get(0).getReg()));
80 bits.set(1, unsignedFitsInShort(regs
[all...]
/external/mesa3d/src/mesa/program/
H A Dregister_allocate.c90 struct ra_reg *regs; member in struct:ra_regs
98 GLboolean *regs; member in struct:ra_class
103 * This is "how many regs are in the set."
146 struct ra_regs *regs; member in struct:ra_graph
167 struct ra_regs *regs; local
169 regs = rzalloc(mem_ctx, struct ra_regs);
170 regs->count = count;
171 regs->regs = rzalloc_array(regs, struc
187 ra_add_conflict_list(struct ra_regs *regs, unsigned int r1, unsigned int r2) argument
201 ra_add_reg_conflict(struct ra_regs *regs, unsigned int r1, unsigned int r2) argument
218 ra_add_transitive_reg_conflict(struct ra_regs *regs, unsigned int base_reg, unsigned int reg) argument
231 ra_alloc_reg_class(struct ra_regs *regs) argument
247 ra_class_add_reg(struct ra_regs *regs, unsigned int c, unsigned int r) argument
260 ra_set_finalize(struct ra_regs *regs) argument
304 ra_alloc_interference_graph(struct ra_regs *regs, unsigned int count) argument
[all...]
/external/mesa3d/src/mesa/x86-64/
H A Dx86-64.c44 extern void _mesa_x86_64_cpuid(unsigned int *regs);
77 unsigned int regs[4]; local
93 regs[0] = 0x80000001;
94 regs[1] = 0x00000000;
95 regs[2] = 0x00000000;
96 regs[3] = 0x00000000;
97 _mesa_x86_64_cpuid(regs);
98 if (regs[3] & (1U << 31)) {
/external/google-breakpad/src/client/linux/dump_writer_common/
H A Dthread_info.cc62 return regs.eip;
77 out->gs = regs.xgs;
78 out->fs = regs.xfs;
79 out->es = regs.xes;
80 out->ds = regs.xds;
82 out->edi = regs.edi;
83 out->esi = regs.esi;
84 out->ebx = regs.ebx;
85 out->edx = regs.edx;
86 out->ecx = regs
[all...]
/external/valgrind/coregrind/m_gdbserver/
H A Dregdef.h43 ``regs'', with ``n'' elements. */
45 void set_register_cache (struct reg *regs, int n);
/external/strace/linux/crisv10/
H A Darch_sigreturn.c1 long regs[PT_MAX + 1]; variable
3 if (ptrace(PTRACE_GETREGS, tcp->pid, NULL, (long)regs) < 0) {
7 const long addr = regs[PT_USP] + offsetof(struct sigcontext, oldmask);

Completed in 3817 milliseconds

1234567891011>>