Searched refs:SrcVec (Results 1 - 5 of 5) sorted by relevance
| /external/llvm/lib/Target/AMDGPU/ |
| H A D | R600OptimizeVectorRegisters.cpp | 186 unsigned SrcVec = BaseRSI->Instr->getOperand(0).getReg(); local
198 .addReg(SrcVec)
211 SrcVec = DstReg;
214 .addReg(SrcVec);
|
| /external/llvm/lib/IR/ |
| H A D | Verifier.cpp | 2117 bool SrcVec = SrcTy->isVectorTy(); local
2120 Assert(SrcVec == DstVec,
2127 if (SrcVec && DstVec)
2140 bool SrcVec = SrcTy->isVectorTy(); local
2143 Assert(SrcVec == DstVec,
2150 if (SrcVec && DstVec)
2163 bool SrcVec = SrcTy->isVectorTy(); local
2166 Assert(SrcVec == DstVec,
2173 if (SrcVec && DstVec)
2186 bool SrcVec local
[all...] |
| /external/llvm/lib/ExecutionEngine/Interpreter/ |
| H A D | Execution.cpp | 1501 GenericValue TempDst, TempSrc, SrcVec;
1513 SrcVec = Src;
1519 SrcVec.AggregateVal.push_back(Src);
1540 APInt::floatToBits(SrcVec.AggregateVal[i].FloatVal);
1545 APInt::doubleToBits(SrcVec.AggregateVal[i].DoubleVal);
1548 TempSrc.AggregateVal[i].IntVal = SrcVec.AggregateVal[i].IntVal;
|
| /external/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 5594 SDValue SrcVec = V1; local
5597 SrcVec = V2;
5609 DAG.getNode(ISD::EXTRACT_VECTOR_ELT, dl, ScalarVT, SrcVec, SrcLaneV),
|
| /external/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | [all...] |
Completed in 450 milliseconds