Searched refs:sreg (Results 1 - 14 of 14) sorted by relevance

/external/v8/src/arm/
H A Dsimulator-arm.h170 void set_s_register_from_float(int sreg, const float flt) { argument
171 SetVFPRegister<float, 1>(sreg, flt);
174 float get_float_from_s_register(int sreg) { argument
175 return GetFromVFPRegister<float, 1>(sreg);
178 void set_s_register_from_sinteger(int sreg, const int sint) { argument
179 SetVFPRegister<int, 1>(sreg, sint);
182 int get_sinteger_from_s_register(int sreg) { argument
183 return GetFromVFPRegister<int, 1>(sreg);
H A Dsimulator-arm.cc1003 void Simulator::set_s_register(int sreg, unsigned int value) { argument
1004 DCHECK((sreg >= 0) && (sreg < num_s_registers));
1005 vfp_registers_[sreg] = value;
1009 unsigned int Simulator::get_s_register(int sreg) const {
1010 DCHECK((sreg >= 0) && (sreg < num_s_registers));
1011 return vfp_registers_[sreg];
/external/v8/src/arm64/
H A Dsimulator-arm64.cc1630 case STR_s: MemoryWrite<float>(address, sreg(srcdst)); break;
1759 MemoryWrite<float>(address, sreg(rt));
1760 MemoryWrite<float>(address2, sreg(rt2));
2225 case FCVTAS_ws: set_wreg(dst, FPToInt32(sreg(src), FPTieAway)); break;
2226 case FCVTAS_xs: set_xreg(dst, FPToInt64(sreg(src), FPTieAway)); break;
2229 case FCVTAU_ws: set_wreg(dst, FPToUInt32(sreg(src), FPTieAway)); break;
2230 case FCVTAU_xs: set_xreg(dst, FPToUInt64(sreg(src), FPTieAway)); break;
2234 set_wreg(dst, FPToInt32(sreg(src), FPNegativeInfinity));
2237 set_xreg(dst, FPToInt64(sreg(src), FPNegativeInfinity));
2246 set_wreg(dst, FPToUInt32(sreg(sr
[all...]
H A Dsimulator-arm64.h420 float sreg(unsigned code) const {
438 case kSRegSizeInBits: return sreg(code);
/external/clang/include/clang/StaticAnalyzer/Core/PathSensitive/
H A DMemRegion.h534 CodeTextRegion(const MemRegion *sreg, Kind k) : TypedRegion(sreg, k) {} argument
548 FunctionTextRegion(const NamedDecl *fd, const MemRegion* sreg) argument
549 : CodeTextRegion(sreg, FunctionTextRegionKind), FD(fd) {
598 AnalysisDeclContext *ac, const MemRegion* sreg)
599 : CodeTextRegion(sreg, BlockTextRegionKind), BD(bd), AC(ac), locTy(lTy) {}
640 unsigned count, const MemRegion *sreg)
641 : TypedRegion(sreg, BlockDataRegionKind), BC(bc), LC(lc),
716 SymbolicRegion(const SymbolRef s, const MemRegion* sreg) argument
717 : SubRegion(sreg, SymbolicRegionKin
597 BlockTextRegion(const BlockDecl *bd, CanQualType lTy, AnalysisDeclContext *ac, const MemRegion* sreg) argument
639 BlockDataRegion(const BlockTextRegion *bc, const LocationContext *lc, unsigned count, const MemRegion *sreg) argument
746 StringRegion(const StringLiteral* str, const MemRegion* sreg) argument
782 ObjCStringRegion(const ObjCStringLiteral* str, const MemRegion* sreg) argument
[all...]
/external/vixl/src/vixl/a64/
H A Dsimulator-a64.cc1120 case STR_s: Memory::Write<float>(address, sreg(srcdst)); break;
1227 Memory::Write<float>(address, sreg(rt));
1228 Memory::Write<float>(address2, sreg(rt2));
1919 case FCVTAS_ws: set_wreg(dst, FPToInt32(sreg(src), FPTieAway)); break;
1920 case FCVTAS_xs: set_xreg(dst, FPToInt64(sreg(src), FPTieAway)); break;
1923 case FCVTAU_ws: set_wreg(dst, FPToUInt32(sreg(src), FPTieAway)); break;
1924 case FCVTAU_xs: set_xreg(dst, FPToUInt64(sreg(src), FPTieAway)); break;
1928 set_wreg(dst, FPToInt32(sreg(src), FPNegativeInfinity));
1931 set_xreg(dst, FPToInt64(sreg(src), FPNegativeInfinity));
1940 set_wreg(dst, FPToUInt32(sreg(sr
[all...]
H A Dsimulator-a64.h886 float sreg(unsigned code) const {
/external/v8/test/cctest/
H A Dtest-utils-arm64.h80 inline float sreg(unsigned code) const { function in class:RegisterDump
H A Dtest-utils-arm64.cc134 return EqualFP32(expected, core, core->sreg(fpreg.code()));
/external/vixl/test/
H A Dtest-utils-a64.h101 inline float sreg(unsigned code) const { function in class:vixl::RegisterDump
H A Dtest-utils-a64.cc166 return EqualFP32(expected, core, core->sreg(fpreg.code()));
/external/clang/lib/StaticAnalyzer/Core/
H A DMemRegion.cpp337 const MemRegion *sreg) {
340 ID.AddPointer(sreg);
336 ProfileRegion(llvm::FoldingSetNodeID& ID, SymbolRef sym, const MemRegion *sreg) argument
/external/valgrind/VEX/priv/
H A Dguest_x86_toIR.c484 static Int segmentGuestRegOffset ( UInt sreg )
486 switch (sreg) {
561 static IRExpr* getSReg ( UInt sreg )
563 return IRExpr_Get( segmentGuestRegOffset(sreg), Ity_I16 );
566 static void putSReg ( UInt sreg, IRExpr* e ) argument
569 stmt( IRStmt_Put( segmentGuestRegOffset(sreg), e ) );
1290 static const HChar* nameSReg ( UInt sreg )
1292 switch (sreg) {
1423 Int sreg; local
1432 case 0x3E: sreg
6922 dis_push_segreg( UInt sreg, Int sz ) argument
6937 dis_pop_segreg( UInt sreg, Int sz ) argument
[all...]
H A Dguest_amd64_toIR.c2156 static const HChar* nameSReg ( UInt sreg )
2158 switch (sreg) {
2368 //.. Int sreg;
2377 //.. case 0x3E: sreg = R_DS; break;
2378 //.. case 0x26: sreg = R_ES; break;
2379 //.. case 0x64: sreg = R_FS; break;
2380 //.. case 0x65: sreg = R_GS; break;
2391 //.. assign( seg_selector, unop(Iop_16Uto32, getSReg(sreg)) );
8648 mov sreg, reg-or-mem
8661 S(src) is sreg
[all...]

Completed in 325 milliseconds