Searched refs:uadalp (Results 1 - 13 of 13) sorted by relevance

/external/libhevc/common/arm64/
H A Dihevc_intra_pred_chroma_dc.s143 uadalp v17.1d, v2.2s
145 uadalp v18.1d, v3.2s
153 uadalp v17.1d, v2.2s
154 uadalp v18.1d, v3.2s
168 uadalp v18.1d, v3.2s
169 uadalp v17.1d, v29.2s
177 uadalp v18.1d, v3.2s
178 uadalp v17.1d, v29.2s
265 uadalp v17.1d, v3.2s
266 uadalp v1
[all...]
H A Dihevc_intra_pred_luma_dc.s172 uadalp v6.1d, v5.2s //accumulate all inp into d6 (end for nt==8)
190 uadalp v6.1d, v5.2s //accumulate all inp into d6
/external/llvm/test/MC/AArch64/
H A Dneon-simd-misc.s97 uadalp v3.8h, v21.16b
98 uadalp v8.4h, v5.8b
99 uadalp v9.4s, v1.8h
100 uadalp v0.2s, v1.4h
101 uadalp v12.2d, v4.4s
102 uadalp v17.1d, v28.2s
104 // CHECK: uadalp v3.8h, v21.16b // encoding: [0xa3,0x6a,0x20,0x6e]
105 // CHECK: uadalp v8.4h, v5.8b // encoding: [0xa8,0x68,0x20,0x2e]
106 // CHECK: uadalp v9.4s, v1.8h // encoding: [0x29,0x68,0x60,0x6e]
107 // CHECK: uadalp v
[all...]
H A Darm64-advsimd.s600 uadalp.4h v0, v0
650 ; CHECK: uadalp.4h v0, v0 ; encoding: [0x00,0x68,0x20,0x2e]
2001 ; uadalp/sadalp verbose mode aliases.
2002 uadalp v14.4h, v25.8b
2003 uadalp v15.8h, v24.16b
2004 uadalp v16.2s, v23.4h
2005 uadalp v17.4s, v22.8h
2006 uadalp v18.1d, v21.2s
2007 uadalp v19.2d, v20.4s
2016 ; CHECK: uadalp
[all...]
H A Dneon-diagnostics.s5354 uadalp v3.16b, v21.16b
5355 uadalp v8.4h, v5.4h
5356 uadalp v9.4s, v1.4s
5357 uadalp v0.4h, v1.2s
5358 uadalp v12.2d, v4.8h
5361 // CHECK-ERROR: uadalp v3.16b, v21.16b
5364 // CHECK-ERROR: uadalp v8.4h, v5.4h
5367 // CHECK-ERROR: uadalp v9.4s, v1.4s
5370 // CHECK-ERROR: uadalp v0.4h, v1.2s
5373 // CHECK-ERROR: uadalp v1
[all...]
/external/vixl/src/vixl/a64/
H A Dsimulator-a64.h1686 LogicVRegister uadalp(VectorFormat vform,
H A Dassembler-a64.h2917 void uadalp(const VRegister& vd,
H A Dmacro-assembler-a64.h2310 V(uadalp, Uadalp) \
H A Dsimulator-a64.cc2463 case NEON_UADALP: uadalp(vf_lp, rd, rn); break;
H A Dassembler-a64.cc4016 void Assembler::uadalp(const VRegister& vd,
H A Dlogic-a64.cc2325 LogicVRegister Simulator::uadalp(VectorFormat vform, function in class:vixl::Simulator
/external/vixl/test/
H A Dtest-simulator-a64.cc3969 DEFINE_TEST_NEON_2DIFF_LONG(uadalp, Basic)
/external/valgrind/none/tests/arm64/
H A Dfp_and_simd.stdout.exp27369 uadalp v3.1d, v19.2s 42f691c1bad120c90bab52824c5ec506 9f49b9d6aa651bd741cc0e5c080f7b5f 00000000000000000bab5282963a4ec1 9f49b9d6aa651bd741cc0e5c080f7b5f fpsr=00000000
27370 uadalp v3.2d, v19.4s d271e251ab5b3b1d694593931dac741b c1976230408ebcce2d091c5faabcd6af d271e252ad815a1b69459393f5726729 c1976230408ebcce2d091c5faabcd6af fpsr=00000000
27371 uadalp v3.2s, v19.4h 8e2ad7dbd113738e66e0cdc157ac562f a71a88bb225dd399513ffbb7ce95bbb7 000000000000000066e21ab757ade07b a71a88bb225dd399513ffbb7ce95bbb7 fpsr=00000000
27372 uadalp v3.4s, v19.8h d500d13f8ddb2afa625c5eed5b40ca24 b0b28a58b2b3c1170c4e0a46d3788b57 d5020c498ddc9ec4625c75815b4228f3 b0b28a58b2b3c1170c4e0a46d3788b57 fpsr=00000000
27373 uadalp v3.4h, v19.8b 08d22f5c3e91c043be98a9f7884630d9 3c3ec8e74f71e52abf16a9eb1946a56e 0000000000000000bf6dab8b88a531ec 3c3ec8e74f71e52abf16a9eb1946a56e fpsr=00000000
27374 uadalp v3.8h, v19.16b 8681521444179447d9750bbf3ea0e92d aca0a2485a75a0b0c976398501df69de 87cd52fe44e69597dab40c7d3f80ea74 aca0a2485a75a0b0c976398501df69de fpsr=00000000
[all...]

Completed in 1203 milliseconds