Searched refs:d0 (Results 1 - 25 of 36) sorted by relevance

12

/frameworks/av/media/libstagefright/codecs/on2/h264dec/omxdl/arm_neon/vc/m4p10/src_gcc/
H A DarmVCM4P10_InterpolateLuma_HalfDiagHorVer4x4_unsafe_s.S31 VLD1.8 {d0,d1},[r0],r1
34 VEXT.8 d4,d0,d1,#1
35 VEXT.8 d2,d0,d1,#2
36 VEXT.8 d3,d0,d1,#3
37 VEXT.8 d5,d0,d1,#4
38 VEXT.8 d1,d0,d1,#5
41 VADDL.U8 q5,d0,d1
42 VLD1.8 {d0,d1},[r0],r1
45 VEXT.8 d4,d0,d1,#1
46 VEXT.8 d2,d0,d
[all...]
H A DarmVCM4P10_TransformResidual4x4_s.S31 VLD4.16 {d0,d1,d2,d3},[r1]
33 VADD.I16 d5,d0,d2
34 VSUB.I16 d6,d0,d2
39 VADD.I16 d0,d5,d8
43 VTRN.16 d0,d1
46 VADD.I16 d5,d0,d2
47 VSUB.I16 d6,d0,d2
52 VADD.I16 d0,d5,d8
56 VRSHR.S16 d0,d0,#
[all...]
H A DomxVCM4P10_PredictIntra_4x4_s.S50 VLD1.8 {d0[]},[r0],r10
56 VST1.32 {d0[0]},[r3],r12
62 VLD1.32 {d0[0]},[r1]
66 VST1.32 {d0[0]},[r3],r12
67 VST1.32 {d0[0]},[r11],r12
68 VST1.32 {d0[0]},[r3]
69 VST1.32 {d0[0]},[r11]
76 VLD1.8 {d0[0]},[r0],r10
77 VLD1.8 {d0[1]},[r9],r10
78 VLD1.8 {d0[
[all...]
H A DomxVCM4P10_PredictIntra_16x16_s.S57 VLD1.8 {d0,d1},[r1]
60 VST1.8 {d0,d1},[r3],r10
61 VST1.8 {d0,d1},[r8],r10
62 VST1.8 {d0,d1},[r3],r10
63 VST1.8 {d0,d1},[r8],r10
64 VST1.8 {d0,d1},[r3],r10
65 VST1.8 {d0,d1},[r8],r10
66 VST1.8 {d0,d1},[r3],r10
67 VST1.8 {d0,d1},[r8],r10
68 VST1.8 {d0,d
[all...]
H A DomxVCM4P10_TransformDequantChromaDCFromPair_s.S33 vmov.i16 d0, #0
35 vst1.16 {d0}, [r1]
61 vmov d0, r5, r6
62 vrev32.16 d0, d0
64 vmull.s16 q1, d0, d1
H A DomxVCM4P10_DequantTransformResidualFromPairAndAdd_s.S61 VLD1.16 {d0,d1,d2,d3},[r4]
67 VMUL.I16 d0,d0,d8
71 VMOVNE.16 d0[0],r10
72 VTRN.16 d0,d1
76 VADD.I16 d5,d0,d2
77 VSUB.I16 d6,d0,d2
82 VADD.I16 d0,d5,d8
86 VTRN.16 d0,d1
89 VADD.I16 d5,d0,d
[all...]
H A DomxVCM4P10_TransformDequantLumaDCFromPair_s.S32 VLD4.16 {d0,d1,d2,d3},[r0]
37 VADD.I16 d4,d0,d1
39 VSUB.I16 d6,d0,d1
43 VADD.I16 d0,d4,d5
48 VTRN.16 d0,d1
51 VADD.I16 d4,d0,d1
53 VSUB.I16 d6,d0,d1
55 VADD.I16 d0,d4,d5
64 VMLAL.S16 q3,d0,d5
68 VSHRN.I32 d0,q
[all...]
H A DomxVCM4P10_PredictIntraChroma_8x8_s.S65 VLD1.8 {d0},[r1]
67 VPADDL.U8 d2,d0
80 VTBL.8 d0,{d2-d3},d5
85 VST1.8 {d0},[r3],r10
86 VST1.8 {d0},[r9],r10
87 VST1.8 {d0},[r3],r10
88 VST1.8 {d0},[r9],r10
100 VDUP.8 d0,d1[0]
106 VLD1.8 {d0},[r1]
108 VPADDL.U8 d2,d0
[all...]
H A DarmVCM4P10_Interpolate_Chroma_s.S53 VLD1.8 {d0},[r0],r10
68 VMULL.U8 q2,d0,d12
82 VLD1.8 {d0},[r0],r10
87 VMLAL.U8 q12,d0,d14
107 VMULL.U8 q2,d0,d12
112 VLD1.8 {d0},[r0],r10
114 VMLAL.U8 q3,d0,d14
130 VMULL.U8 q2,d0,d12
135 VLD1.8 {d0},[r0],r10
137 VMLAL.U8 q3,d0,d1
[all...]
H A DomxVCM4P10_InterpolateLuma_s.S115 VRHADD.U8 d0,d0,d9
120 VST1.32 {d0[0]},[r2],r3
132 VRHADD.U8 d22,d22,d0
151 VRHADD.U8 d0,d0,d14
156 VST1.32 {d0[0]},[r2],r3
169 VRHADD.U8 d22,d22,d0
184 VST1.32 {d0[0]},[r2],r3
202 VRHADD.U8 d0,d
[all...]
H A DarmVCM4P10_InterpolateLuma_HalfVer4x4_unsafe_s.S44 VMLS.I16 d0,d16,d30
60 VADD.I16 d0,d0,d20
64 VQRSHRUN.S16 d0,q0,#5
H A DarmVCM4P10_DeblockingChroma_unsafe_s.S40 VLD1.8 {d0[]},[r2]
57 VLD1.8 {d0[]},[r2]
H A DomxVCM4P10_FilterDeblockingLuma_VerEdge_I_s.S34 VLD1.8 {d0[]},[r2]
75 VCGT.U8 d16,d0,d13
114 VLD1.8 {d0[]},[r7]
122 VLD1.8 {d0[]},[r7]
153 VLD1.8 {d0[]},[r7]
161 VLD1.8 {d0[]},[r2]
H A DarmVCM4P10_InterpolateLuma_HalfDiagVerHor4x4_unsafe_s.S31 VLD1.8 {d0,d1},[r0],r1
38 VADDL.U8 q9,d0,d10
85 VEXT.8 d29,d19,d0,#2
121 VQRSHRUN.S32 d0,q0,#10
125 VQMOVN.U16 d0,q0
H A DomxVCM4P10_FilterDeblockingChroma_HorEdge_I_s.S32 VLD1.8 {d0[]},[r2]!
58 VCGT.U8 d16,d0,d13
89 VLD1.8 {d0[]},[r2]
H A DomxVCM4P10_FilterDeblockingLuma_HorEdge_I_s.S34 VLD1.8 {d0[]},[r2]
60 VCGT.U8 d16,d0,d13
111 VLD1.8 {d0[]},[r7]
/frameworks/rs/cpu_ref/
H A DrsCpuIntrinsics_neon_ColorMatrix.S70 #vmul.f32 q0,q0,d0[0]
71 #vmla.f32 q0,q0,d0[0]
81 vld4.8 {d0[0],d1[0],d2[0],d3[0]}, [r1]!
82 vld4.8 {d0[1],d1[1],d2[1],d3[1]}, [r1]!
83 vld4.8 {d0[2],d1[2],d2[2],d3[2]}, [r1]!
84 vld4.8 {d0[3],d1[3],d2[3],d3[3]}, [r1]!
88 vld4.8 {d0[0],d1[0],d2[0],d3[0]}, [r1]!
89 vld4.8 {d0[1],d1[1],d2[1],d3[1]}, [r1]!
90 vld4.8 {d0[2],d1[2],d2[2],d3[2]}, [r1]!
91 vld4.8 {d0[
[all...]
H A DrsCpuIntrinsics_neon_Convolve.S69 vmull.s16 q8, d4, d0[0]
70 vmlal.s16 q8, d5, d0[1]
71 vmlal.s16 q8, d6, d0[2]
72 vmlal.s16 q8, d8, d0[3]
79 vmull.s16 q9, d5, d0[0]
80 vmlal.s16 q9, d6, d0[1]
81 vmlal.s16 q9, d7, d0[2]
82 vmlal.s16 q9, d9, d0[3]
132 vld1.16 {d0, d1, d2, d3}, [r6]!
164 vmull.s16 q4, d18, d0[
[all...]
H A DrsCpuIntrinsics_neon_3DLUT.S140 2: vld4.u8 {d0,d2,d4,d6}, [r1]!
147 vmovl.u8 q0, d0
189 lanepair dst=d12, src=d12, xr0=d0[0], xr1=d0[1], yr0=d2[0], yr1=d2[1], zr0=d4[0], zr1=d4[1]
192 lanepair dst=d13, src=d13, xr0=d0[2], xr1=d0[3], yr0=d2[2], yr1=d2[3], zr0=d4[2], zr1=d4[3]
218 4: vld1.u32 {d0[]}, [r1]
219 vmov d2, d0
220 vmov d4, d0
221 vmov d6, d0
[all...]
H A DrsCpuIntrinsics_neon_Blur.S99 vmull.u16 q12, d28, d0[0]
101 vmull.u16 q13, d29, d0[0]
103 vmull.u16 q14, d30, d0[0]
105 vmull.u16 q15, d31, d0[0]
192 vertfetch_clamped 3, d0[3]
193 vertfetch_clamped 2, d0[2]
194 vertfetch_clamped 1, d0[1]
195 vertfetch_clamped 0, d0[0]
227 vertfetch_noclamp 3, d0[3]
228 vertfetch_noclamp 2, d0[
[all...]
H A DrsCpuIntrinsics_neon_Blend.S85 vmull.u8 q0, d14, d0
111 vrshrn.u16 d0, q0, #8
201 vrshrn.u16 d0, q0, #8
214 vmull.u8 q0, d0, d22
240 vrshrn.u16 d0, q0, #8
268 vmull.u8 q0, d22, d0
302 vqrshrn.u16 d0, q0, #8
315 vmull.u8 q0, d22, d0
349 vqrshrn.u16 d0, q0, #8
362 vmull.u8 q0, d0, d1
[all...]
/frameworks/base/media/tests/audiotests/
H A Dshared_mem_test.cpp176 long d0; local
178 d0 = 32768. * sin(phi);
180 if(d0 >= 32767) d0 = 32767;
181 if(d0 <= -32768) d0 = -32768;
182 sin1024[i0] = (short)d0;
/frameworks/av/media/libstagefright/codecs/on2/h264dec/omxdl/reference/vc/m4p10/src/
H A DarmVCM4P10_FwdTransformResidual4x4.c55 int d0 = pSrc[i+0]; local
59 int e0 = d0 + d3;
60 int e1 = d0 - d3;
H A DarmVCM4P10_TransformResidual4x4.c56 int d0 = pSrc[i+0]; local
60 int e0 = d0 + d2;
61 int e1 = d0 - d2;
/frameworks/av/media/libstagefright/codecs/aacenc/src/asm/ARMV7/
H A DR4R8First_v7.s41 VLD1.I32 {d0, d1, d2, d3}, [r0]!
44 VADD.S32 d4, d0, d1 @ r0 = buf[0] + buf[2]@i0 = buf[1] + buf[3]@
45 VSUB.S32 d5, d0, d1 @ r1 = buf[0] - buf[2]@i1 = buf[1] - buf[3]@
78 VADD.S32 d12, d0, d8
79 VSUB.S32 d16, d0, d8
132 VLD1.I32 {d0, d1, d2, d3}, [r0]
134 VADD.S32 d4, d0, d1 @ r0 = buf[0] + buf[2]@ r1 = buf[1] + buf[3]@
135 VSUB.S32 d5, d0, d1 @ r2 = buf[0] - buf[2]@ r3 = buf[1] - buf[3]@

Completed in 1709 milliseconds

12