Searched refs:TSR (Results 1 - 1 of 1) sorted by relevance

/external/llvm/lib/Target/Hexagon/
H A DHexagonEarlyIfConv.cpp783 unsigned TR = 0, TSR = 0, FR = 0, FSR = 0, SR = 0, SSR = 0; local
789 TR = RO.getReg(), TSR = RO.getSubReg();
798 TR = SR, TSR = SSR;
816 .addReg(TR, 0, TSR)

Completed in 31 milliseconds