Searched defs:reg1 (Results 1 - 5 of 5) sorted by relevance

/art/compiler/utils/arm/
H A Dassembler_arm.h1087 static int RegisterCompare(const Register* reg1, const Register* reg2) { argument
1088 return *reg1 - *reg2;
/art/compiler/utils/x86/
H A Dassembler_x86.cc1046 void X86Assembler::cmpl(Register reg0, Register reg1) { argument
1049 EmitOperand(reg0, Operand(reg1));
1087 void X86Assembler::testl(Register reg1, Register reg2) { argument
1090 EmitRegisterOperand(reg1, reg2);
/art/compiler/utils/x86_64/
H A Dassembler_x86_64.cc1244 void X86_64Assembler::cmpl(CpuRegister reg0, CpuRegister reg1) { argument
1246 EmitOptionalRex32(reg0, reg1);
1248 EmitOperand(reg0.LowBits(), Operand(reg1));
1276 void X86_64Assembler::cmpq(CpuRegister reg0, CpuRegister reg1) { argument
1278 EmitRex64(reg0, reg1);
1280 EmitOperand(reg0.LowBits(), Operand(reg1));
1324 void X86_64Assembler::testl(CpuRegister reg1, CpuRegister reg2) { argument
1326 EmitOptionalRex32(reg1, reg2);
1328 EmitRegisterOperand(reg1.LowBits(), reg2.LowBits());
1366 void X86_64Assembler::testq(CpuRegister reg1, CpuRegiste argument
[all...]
/art/compiler/optimizing/
H A Dcode_generator_arm.cc3033 Register reg1 = first.AsRegister<Register>(); local
3037 // temp = reg1 / reg2 (integer division)
3038 // dest = reg1 - temp * reg2
3039 __ sdiv(temp, reg1, reg2);
3040 __ mls(out.AsRegister<Register>(), temp, reg2, reg1);
H A Dcode_generator_x86_64.cc5230 void ParallelMoveResolverX86_64::Exchange64(CpuRegister reg1, CpuRegister reg2) { argument
5231 __ movq(CpuRegister(TMP), reg1); local
5232 __ movq(reg1, reg2);

Completed in 75 milliseconds