Searched refs:Loads (Results 1 - 25 of 38) sorted by relevance

12

/external/llvm/lib/Transforms/Scalar/
H A DLoadCombine.cpp1 //===- LoadCombine.cpp - Combine Adjacent Loads ---------------------------===//
113 for (auto &Loads : LoadMap) {
114 if (Loads.second.size() < 2)
116 std::sort(Loads.second.begin(), Loads.second.end(),
120 if (aggregateLoads(Loads.second))
130 bool LoadCombine::aggregateLoads(SmallVectorImpl<LoadPOPPair> &Loads) { argument
131 assert(Loads.size() >= 2 && "Insufficient loads!");
137 for (auto &L : Loads) {
171 bool LoadCombine::combineLoads(SmallVectorImpl<LoadPOPPair> &Loads) { argument
[all...]
/external/antlr/antlr-3.4/runtime/Ruby/lib/antlr3/template/
H A Dgroup-file.rb7 purpose: Loads the ANTLR recognition code for ANTLR Template Group files
/external/libhevc/common/arm/
H A Dihevc_sao_edge_offset_class3_chroma.s90 LDR r7,[sp,#0x40] @Loads wd
91 LDR r8,[sp,#0x44] @Loads ht
94 LDR r4,[sp,#0x28] @Loads pu1_src_top_left
99 LDR r5,[sp,#0x34] @Loads pu1_avail
100 LDR r6,[sp,#0x38] @Loads pi1_sao_offset_u
175 LDR r11,[sp,#0x110] @Loads pi1_sao_offset_v
247 LDR r14,[sp,#0x110] @Loads pi1_sao_offset_v
279 LDR r6,[sp,#0x110] @Loads pi1_sao_offset_v
294 LDR r7,[sp,#0x114] @Loads wd
296 LDR r5,[sp,#0x108] @Loads pu1_avai
[all...]
H A Dihevc_sao_edge_offset_class3.s81 LDR r7,[sp,#0x3C] @Loads wd
83 LDR r8,[sp,#0x40] @Loads ht
86 LDR r4,[sp,#0x28] @Loads pu1_src_top_left
91 LDR r5,[sp,#0x34] @Loads pu1_avail
92 LDR r6,[sp,#0x38] @Loads pi1_sao_offset
224 LDR r7,[sp,#0xD0] @Loads wd
226 LDR r5,[sp,#0xC8] @Loads pu1_avail
241 LDR r4,[sp,#0xD4] @Loads ht
247 LDR r7,[sp,#0xD0] @Loads wd
256 LDR r8,[sp,#0xC0] @Loads *pu1_sr
[all...]
H A Dihevc_sao_edge_offset_class2_chroma.s90 LDR r7,[sp,#0x40] @Loads wd
91 LDR r8,[sp,#0x44] @Loads ht
94 LDR r4,[sp,#0x28] @Loads pu1_src_top_left
101 LDR r5,[sp,#0x34] @Loads pu1_avail
102 LDR r6,[sp,#0x38] @Loads pi1_sao_offset_u
181 LDR r11,[sp,#0x110] @Loads pi1_sao_offset_v
256 LDR r14,[sp,#0x110] @Loads pi1_sao_offset_v
283 LDR r6,[sp,#0x110] @Loads pi1_sao_offset_v
301 LDR r5,[sp,#0x108] @Loads pu1_avail
302 LDR r7,[sp,#0x114] @Loads w
[all...]
H A Dihevc_sao_edge_offset_class2.s81 LDR r7,[sp,#0x3C] @Loads wd
83 LDR r8,[sp,#0x40] @Loads ht
86 LDR r4,[sp,#0x28] @Loads pu1_src_top_left
93 LDR r5,[sp,#0x34] @Loads pu1_avail
94 LDR r6,[sp,#0x38] @Loads pi1_sao_offset
214 LDR r7,[sp,#0xD0] @Loads wd
216 LDR r5,[sp,#0xC8] @Loads pu1_avail
235 LDR r7,[sp,#0xD0] @Loads wd
245 LDR r4,[sp,#0xD4] @Loads ht
249 LDR r8,[sp,#0xC0] @Loads *pu1_sr
[all...]
H A Dihevc_sao_band_offset_luma.s73 LDR r8,[sp,#56] @Loads ht
74 LDR r7,[sp,#52] @Loads wd
77 LDR r5,[sp,#44] @Loads sao_band_pos
80 LDR r4,[sp,#40] @Loads pu1_src_top_left
94 LDR r6,[sp,#48] @Loads pi1_sao_offset
H A Dihevc_sao_band_offset_chroma.s79 LDR r4,[sp,#40] @Loads pu1_src_top_left
80 LDR r10,[sp,#64] @Loads ht
82 LDR r9,[sp,#60] @Loads wd
97 LDR r5,[sp,#44] @Loads sao_band_pos_u
107 LDR r7,[sp,#52] @Loads pi1_sao_offset_u
150 LDR r6,[sp,#48] @Loads sao_band_pos_v
201 LDR r8,[sp,#56] @Loads pi1_sao_offset_v
H A Dihevc_sao_edge_offset_class1_chroma.s76 LDR r7,[sp,#60] @Loads wd
77 LDR r4,[sp,#40] @Loads pu1_src_top_left
78 LDR r5,[sp,#52] @Loads pu1_avail
79 LDR r6,[sp,#56] @Loads pi1_sao_offset_u
80 LDR r7,[sp,#60] @Loads pi1_sao_offset_v
81 LDR r8,[sp,#64] @Loads wd
82 LDR r9,[sp,#68] @Loads ht
H A Dihevc_sao_edge_offset_class0_chroma.s76 LDR r9,[sp,#64] @Loads wd
78 LDR r4,[sp,#40] @Loads pu1_src_top_left
81 LDR r10,[sp,#68] @Loads ht
85 LDR r7,[sp,#52] @Loads pu1_avail
89 LDR r8,[sp,#56] @Loads pi1_sao_offset_u
99 LDR r5,[sp,#60] @Loads pi1_sao_offset_v
H A Dihevc_sao_edge_offset_class0.s75 LDR r9,[sp,#60] @Loads wd
77 LDR r4,[sp,#40] @Loads pu1_src_top_left
81 LDR r10,[sp,#64] @Loads ht
85 LDR r7,[sp,#52] @Loads pu1_avail
91 LDR r8,[sp,#56] @Loads pi1_sao_offset
H A Dihevc_sao_edge_offset_class1.s74 LDR r7,[sp,#60] @Loads wd
75 LDR r4,[sp,#40] @Loads pu1_src_top_left
76 LDR r5,[sp,#52] @Loads pu1_avail
77 LDR r6,[sp,#56] @Loads pi1_sao_offset
78 LDR r8,[sp,#64] @Loads ht
/external/libavc/common/arm/
H A Dih264_iquant_itrans_recon_dc_a9.s123 ldr r5, [sp, #36] @Loads *pu2_iscal_mat
124 ldr r6, [sp, #40] @Loads *pu2_weigh_mat
130 ldr r7, [sp, #44] @Loads u4_qp_div_6
132 ldr r4, [sp, #32] @Loads out_strd
133 ldr r9, [sp, #52] @Loads iq_start_idx
140 ldrsheq r10, [r0] @ Loads signed halfword pi2_src[0], if r9==1
242 ldr r5, [sp, #28] @Loads *pu2_iscal_mat
243 ldr r6, [sp, #32] @Loads *pu2_weigh_mat
249 ldr r7, [sp, #36] @Loads u4_qp_div_6
251 ldr r4, [sp, #24] @Loads out_str
[all...]
H A Dih264_inter_pred_luma_horz_qpel_a9q.s113 ldr r5, [sp, #104] @Loads ht
114 ldr r6, [sp, #108] @Loads wd
115 ldr r7, [sp, #116] @Loads dydx
H A Dih264_iquant_itrans_recon_a9.s123 ldr r7, [sp, #52] @Loads u4_qp_div_6
124 ldr r4, [sp, #40] @Loads out_strd
126 ldr r5, [sp, #44] @Loads *pu2_iscal_mat
128 ldr r6, [sp, #48] @Loads *pu2_weigh_mat
130 ldr r8, [sp, #60] @Loads iq_start_idx
145 ldrsheq r9, [r10] @ Loads signed halfword pi2_dc_ld_addr[0], if r8==1
303 ldr r7, [sp, #52] @Loads u4_qp_div_6
304 ldr r4, [sp, #40] @Loads out_strd
306 ldr r5, [sp, #44] @Loads *pu2_iscal_mat
307 ldr r6, [sp, #48] @Loads *pu2_weigh_ma
[all...]
H A Dih264_inter_pred_filters_luma_horz_a9q.s110 ldr r5, [sp, #104] @Loads ht
112 ldr r6, [sp, #108] @Loads wd
H A Dih264_inter_pred_luma_copy_a9q.s81 ldr r12, [sp, #108] @Loads wd
82 ldr r7, [sp, #104] @Loads ht
/external/llvm/lib/Transforms/Utils/
H A DDemoteRegToStack.cpp68 DenseMap<BasicBlock*, Value*> Loads; local
71 Value *&V = Loads[PN->getIncomingBlock(i)];
/external/llvm/lib/Target/ARM/
H A DARMSelectionDAGInfo.cpp165 SDValue Loads[6]; local
213 Loads[i] = DAG.getLoad(VT, dl, Chain,
218 TFOps[i] = Loads[i].getValue(1);
237 TFOps[i] = DAG.getStore(Chain, dl, Loads[i],
/external/llvm/lib/Analysis/
H A DAliasAnalysisEvaluator.cpp149 SetVector<Value *> Loads; local
160 Loads.insert(&*I);
225 for (SetVector<Value *>::iterator I1 = Loads.begin(), E = Loads.end();
H A DAndroid.mk42 Loads.cpp \
/external/llvm/lib/CodeGen/SelectionDAG/
H A DScheduleDAGSDNodes.cpp249 SmallVector<SDNode*, 4> Loads; local
253 Loads.push_back(BaseLoad);
259 Loads.push_back(Load);
268 SDNode *Lead = Loads[0];
272 for (unsigned I = 1, E = Loads.size(); I != E; ++I) {
274 SDNode *Load = Loads[I];
/external/llvm/lib/Transforms/IPO/
H A DArgumentPromotion.cpp502 SmallVector<LoadInst*, 16> Loads; local
510 Loads.push_back(LI);
537 Loads.push_back(LI);
567 if (Loads.empty()) return true; // No users, this is a dead argument.
578 for (unsigned i = 0, e = Loads.size(); i != e; ++i) {
581 LoadInst *Load = Loads[i];
/external/llvm/lib/CodeGen/
H A DWinEHPrepare.cpp71 DenseMap<BasicBlock *, Value *> &Loads, Function &F);
923 DenseMap<BasicBlock *, Value *> Loads; local
933 replaceUseWithLoad(PN, U, SpillSlot, Loads, F);
995 DenseMap<BasicBlock *, Value *> &Loads,
1051 Value *&Load = Loads[IncomingBlock];
994 replaceUseWithLoad(Value *V, Use &U, AllocaInst *&SpillSlot, DenseMap<BasicBlock *, Value *> &Loads, Function &F) argument
/external/llvm/lib/Target/Hexagon/
H A DHexagonISelLowering.cpp1301 SDValue Loads[4]; local
1303 Loads[0] = DAG.getExtLoad(Ext, DL, MVT::i32, Chain, Base,
1312 Loads[1] = DAG.getExtLoad(Ext, DL, MVT::i32, Chain, Ptr,
1320 SDValue Tmp1 = DAG.getNode(ISD::SHL, DL, MVT::i32, Loads[1], ShiftAmount);
1321 SDValue Tmp2 = DAG.getNode(ISD::OR, DL, MVT::i32, Tmp1, Loads[0]);
1325 Loads[2] = DAG.getExtLoad(Ext, DL, MVT::i32, Chain, Ptr,
1334 Loads[3] = DAG.getExtLoad(Ext, DL, MVT::i32, Chain, Ptr,
1341 Tmp1 = DAG.getNode(ISD::SHL, DL, MVT::i32, Loads[3], ShiftAmount);
1342 SDValue Tmp4 = DAG.getNode(ISD::OR, DL, MVT::i32, Tmp1, Loads[2]);
1347 Loads[
[all...]

Completed in 452 milliseconds

12