Searched refs:DivR6 (Results 1 - 6 of 6) sorted by relevance

/art/compiler/utils/mips/
H A Dassembler_mips.h140 void DivR6(Register rd, Register rs, Register rt); // R6
H A Dassembler_mips.cc262 void MipsAssembler::DivR6(Register rd, Register rs, Register rt) { function in class:art::mips::MipsAssembler
/art/compiler/utils/mips64/
H A Dassembler_mips64.h131 void DivR6(GpuRegister rd, GpuRegister rs, GpuRegister rt);
H A Dassembler_mips64.cc211 void Mips64Assembler::DivR6(GpuRegister rd, GpuRegister rs, GpuRegister rt) { function in class:art::mips64::Mips64Assembler
/art/compiler/optimizing/
H A Dcode_generator_mips64.cc2079 __ DivR6(out, dividend, divisor);
H A Dcode_generator_mips.cc2412 __ DivR6(out, dividend, divisor);

Completed in 124 milliseconds