Searched refs:scissor (Results 26 - 50 of 200) sorted by relevance

12345678

/external/skia/src/gpu/vk/
H A DGrVkCopyManager.cpp359 // We assume the scissor is not enabled so just set it to the whole RT
360 VkRect2D scissor; local
361 scissor.extent.width = rt->width();
362 scissor.extent.height = rt->height();
363 scissor.offset.x = 0;
364 scissor.offset.y = 0;
365 cmdBuffer->setScissor(gpu, 0, 1, &scissor);
/external/deqp/modules/gles2/functional/
H A Des2fScissorTests.cpp40 : TestCaseGroup (context, "scissor", "Scissor Tests")
60 const tcu::Vec4 scissor; member in struct:deqp::gles2::Functional::__anon4311
66 { "contained_tris", "Triangles fully inside scissor area (single call)", Vec4(0.1f, 0.1f, 0.8f, 0.8f), Vec4(0.2f, 0.2f, 0.6f, 0.6f), TRIANGLE, 30 },
67 { "partial_tris", "Triangles partially inside scissor area (single call)", Vec4(0.3f, 0.3f, 0.4f, 0.4f), Vec4(0.2f, 0.2f, 0.6f, 0.6f), TRIANGLE, 30 },
68 { "contained_tri", "Triangle fully inside scissor area", Vec4(0.1f, 0.1f, 0.8f, 0.8f), Vec4(0.2f, 0.2f, 0.6f, 0.6f), TRIANGLE, 1 },
69 { "enclosing_tri", "Triangle fully covering scissor area", Vec4(0.4f, 0.4f, 0.2f, 0.2f), Vec4(0.2f, 0.2f, 0.6f, 0.6f), TRIANGLE, 1 },
70 { "partial_tri", "Triangle partially inside scissor area", Vec4(0.4f, 0.4f, 0.6f, 0.6f), Vec4(0.0f, 0.0f, 1.0f, 1.0f), TRIANGLE, 1 },
71 { "outside_render_tri", "Triangle with scissor area outside render target", Vec4(1.4f, 1.4f, 0.6f, 0.6f), Vec4(0.0f, 0.0f, 0.6f, 0.6f), TRIANGLE, 1 },
72 { "partial_lines", "Linse partially inside scissor area", Vec4(0.4f, 0.4f, 0.6f, 0.6f), Vec4(0.0f, 0.0f, 1.0f, 1.0f), LINE, 30 },
73 { "contained_line", "Line fully inside scissor are
[all...]
H A Des2fNegativeFragmentApiTests.cpp52 ES2F_ADD_API_CASE(scissor, "Invalid glScissor() usage",
/external/deqp/modules/gles3/functional/
H A Des3fScissorTests.cpp50 TestCaseGroup (context, "scissor", "Scissor Tests")
70 const tcu::Vec4 scissor; member in struct:deqp::gles3::Functional::__anon4461
76 { "contained_quads", "Triangles fully inside scissor area (single call)", Vec4(0.1f, 0.1f, 0.8f, 0.8f), Vec4(0.2f, 0.2f, 0.6f, 0.6f), TRIANGLE, 30 },
77 { "partial_quads", "Triangles partially inside scissor area (single call)", Vec4(0.3f, 0.3f, 0.4f, 0.4f), Vec4(0.2f, 0.2f, 0.6f, 0.6f), TRIANGLE, 30 },
78 { "contained_tri", "Triangle fully inside scissor area", Vec4(0.1f, 0.1f, 0.8f, 0.8f), Vec4(0.2f, 0.2f, 0.6f, 0.6f), TRIANGLE, 1 },
79 { "enclosing_tri", "Triangle fully covering scissor area", Vec4(0.4f, 0.4f, 0.2f, 0.2f), Vec4(0.2f, 0.2f, 0.6f, 0.6f), TRIANGLE, 1 },
80 { "partial_tri", "Triangle partially inside scissor area", Vec4(0.4f, 0.4f, 0.6f, 0.6f), Vec4(0.0f, 0.0f, 1.0f, 1.0f), TRIANGLE, 1 },
81 { "outside_render_tri", "Triangle with scissor area outside render target", Vec4(1.4f, 1.4f, 0.6f, 0.6f), Vec4(0.0f, 0.0f, 0.6f, 0.6f), TRIANGLE, 1 },
82 { "partial_lines", "Linse partially inside scissor area", Vec4(0.4f, 0.4f, 0.6f, 0.6f), Vec4(0.0f, 0.0f, 1.0f, 1.0f), LINE, 30 },
83 { "contained_line", "Line fully inside scissor are
[all...]
/external/mesa3d/src/gallium/drivers/llvmpipe/
H A Dlp_context.h77 struct pipe_scissor_state scissor; member in struct:llvmpipe_context
H A Dlp_setup_context.h107 struct u_rect scissor; member in struct:lp_setup_context
108 struct u_rect draw_region; /* intersection of fb & scissor */
H A Dlp_state_rasterizer.c113 state->lp_state.scissor,
H A Dlp_setup_line.c669 * triangle bounding box and the scissor rect to generate the
670 * scissor planes.
681 * Note that otherwise, the scissor planes only vary in 'C' value,
686 const struct u_rect *scissor = &setup->scissor; local
690 plane[4].c = 1-scissor->x0;
695 plane[5].c = scissor->x1+1;
700 plane[6].c = 1-scissor->y0;
705 plane[7].c = scissor->y1+1;
H A Dlp_state_derived.c166 lp_setup_set_scissor(llvmpipe->setup, &llvmpipe->scissor);
/external/mesa3d/src/mesa/drivers/dri/radeon/
H A Dradeon_ioctl.c102 if (rmesa->radeon.state.scissor.enabled) {
107 OUT_BATCH((rmesa->radeon.state.scissor.rect.y1 << 16) |
108 rmesa->radeon.state.scissor.rect.x1);
110 OUT_BATCH(((rmesa->radeon.state.scissor.rect.y2) << 16) |
111 (rmesa->radeon.state.scissor.rect.x2));
/external/mesa3d/src/gallium/auxiliary/vl/
H A Dvl_compositor.c449 rast.scissor = 1;
648 result.x0 = MAX2(result.x0, s->scissor.minx);
649 result.y0 = MAX2(result.y0, s->scissor.miny);
650 result.x1 = MIN2(result.x1, s->scissor.maxx);
651 result.y1 = MIN2(result.y1, s->scissor.maxy);
830 s->scissor.minx = dst_clip->x0;
831 s->scissor.miny = dst_clip->y0;
832 s->scissor.maxx = dst_clip->x1;
833 s->scissor.maxy = dst_clip->y1;
996 s->scissor
[all...]
H A Dvl_compositor.h80 struct pipe_scissor_state scissor; member in struct:vl_compositor_state
/external/mesa3d/src/gallium/auxiliary/draw/
H A Ddraw_context.c698 * \param scissor should the rasterizer state enable scissoring?
704 boolean scissor,
707 if (!draw->rasterizer_no_cull[scissor][flatshade]) {
713 rast.scissor = scissor;
718 draw->rasterizer_no_cull[scissor][flatshade] =
721 return draw->rasterizer_no_cull[scissor][flatshade];
703 draw_get_rasterizer_no_cull( struct draw_context *draw, boolean scissor, boolean flatshade ) argument
/external/mesa3d/src/gallium/drivers/nv50/
H A Dnv50_state_validate.c140 struct pipe_scissor_state *s = &nv50->scissor;
147 nv50->state.scissor == nv50->rast->pipe.scissor)
149 nv50->state.scissor = nv50->rast->pipe.scissor;
151 if (nv50->state.scissor) {
H A Dnv50_context.h106 uint16_t scissor; member in struct:nv50_context::__anon14581
146 struct pipe_scissor_state scissor; member in struct:nv50_context
/external/deqp/external/vulkancts/modules/vulkan/dynamic_state/
H A DvktDynamicStateVPTests.cpp145 const vk::VkRect2D scissor = { { 0, 0 }, { WIDTH, HEIGHT } }; local
147 setDynamicViewportState(1, &viewport, &scissor);
192 const vk::VkRect2D scissor = { { 0, 0 }, { WIDTH / 2, HEIGHT / 2 } }; local
194 setDynamicViewportState(1, &viewport, &scissor);
403 addChild(new InstanceFactory<ScissorParamTestInstance>(m_testCtx, "scissor", "Perform a scissor test on 1/4 bottom-left part of the surface", shaderPaths));
/external/mesa3d/src/gallium/drivers/radeonsi/
H A Dsi_state.h78 struct si_pm4_state *scissor; member in struct:si_state::__anon14658
/external/mesa3d/src/gallium/drivers/softpipe/
H A Dsp_context.h81 struct pipe_scissor_state scissor; member in struct:softpipe_context
134 /** Derived from scissor and surface bounds: */
/external/mesa3d/src/mesa/drivers/dri/i965/
H A Dbrw_state_dump.c315 vp->scissor.xmin, vp->scissor.ymin);
317 vp->scissor.xmax, vp->scissor.ymax);
432 struct gen6_scissor_rect *scissor = intel->batch.bo->virtual + offset; local
435 scissor->xmin, scissor->ymin);
437 scissor->xmax, scissor->ymax);
/external/autotest/client/deps/glbench/src/
H A Dwindowmanagercompositingtest.cc19 WindowManagerCompositingTest(bool scissor) argument
20 : scissor_(scissor),
/external/deqp/external/vulkancts/modules/vulkan/pipeline/
H A DvktPipelineSpecConstantUtil.cpp149 const VkRect2D scissor = { local
162 &scissor, // const VkRect2D* pScissors;
/external/mesa3d/src/gallium/drivers/nvc0/
H A Dnvc0_context.h99 uint16_t scissor; member in struct:nvc0_context::__anon14590
150 struct pipe_scissor_state scissor; member in struct:nvc0_context
/external/mesa3d/src/gallium/drivers/r300/
H A Dr300_emit.c767 struct pipe_scissor_state* scissor = (struct pipe_scissor_state*)state; local
773 OUT_CS((scissor->minx << R300_CLIPRECT_X_SHIFT) |
774 (scissor->miny << R300_CLIPRECT_Y_SHIFT));
775 OUT_CS(((scissor->maxx - 1) << R300_CLIPRECT_X_SHIFT) |
776 ((scissor->maxy - 1) << R300_CLIPRECT_Y_SHIFT));
778 OUT_CS(((scissor->minx + 1440) << R300_CLIPRECT_X_SHIFT) |
779 ((scissor->miny + 1440) << R300_CLIPRECT_Y_SHIFT));
780 OUT_CS(((scissor->maxx + 1440-1) << R300_CLIPRECT_X_SHIFT) |
781 ((scissor->maxy + 1440-1) << R300_CLIPRECT_Y_SHIFT));
/external/mesa3d/src/gallium/drivers/nv30/
H A Dnv30_context.h102 struct pipe_scissor_state scissor; member in struct:nv30_context
H A Dnv30_state_validate.c230 struct pipe_scissor_state *s = &nv30->scissor;
233 nv30->rast->pipe.scissor != nv30->state.scissor_off)
235 nv30->state.scissor_off = !nv30->rast->pipe.scissor;
238 if (nv30->rast->pipe.scissor) {

Completed in 1521 milliseconds

12345678