/art/runtime/interpreter/mterp/arm/ |
H A D | op_goto_32.S | 13 FETCH r0, 1 @ r0<- aaaa (lo)
|
H A D | op_packed_switch.S | 12 FETCH r0, 1 @ r0<- bbbb (lo)
|
H A D | op_fill_array_data.S | 3 FETCH r0, 1 @ r0<- bbbb (lo)
|
/art/runtime/interpreter/mterp/mips/ |
H A D | op_goto_32.S | 11 FETCH(rINST, 1) # rINST <- aaaa (lo)
|
H A D | op_packed_switch.S | 12 FETCH(a0, 1) # a0 <- bbbb (lo)
|
H A D | op_fill_array_data.S | 3 FETCH(a1, 1) # a1 <- bbbb (lo)
|
H A D | op_cmp_long.S | 28 sltu t0, a0, a2 # compare lo
|
/art/runtime/arch/ |
H A D | instruction_set.h | 246 static inline TwoWordReturn GetTwoWordSuccessValue(uintptr_t hi, uintptr_t lo) { argument 248 uint32_t lo32 = lo; 255 uintptr_t lo; member in struct:art::TwoWordReturn 262 ret.lo = 0; 267 static inline TwoWordReturn GetTwoWordSuccessValue(uintptr_t hi, uintptr_t lo) { argument 269 ret.lo = lo;
|
/art/runtime/interpreter/mterp/mips64/ |
H A D | op_packed_switch.S | 13 lh a0, 2(rPC) # a0 <- bbbb (lo)
|
H A D | op_fill_array_data.S | 4 lh a1, 2(rPC) # a1 <- bbbb (lo)
|
/art/test/530-checker-loops2/src/ |
H A D | Main.java | 377 private static void hiddenOOB1(int lo) { argument 379 for (int i = lo; i <= 10; i++) { 381 // on index j of 5. When, for instance, lo and thus i = -2147483648, the upper bound 610 private static int linearDynamicBCE1(int[] x, int lo, int hi) { argument 612 for (int i = lo; i < hi; i++) { 632 private static int linearDynamicBCE2(int[] x, int lo, int hi, int offset) { argument 634 for (int i = lo; i < hi; i++) { 702 static int dynamicBCEPossiblyInfiniteLoop(int[] x, int lo, int hi) { argument 706 for (int i = lo; i <= hi; i++) { 722 static int noDynamicBCEPossiblyInfiniteLoop(int[] x, int lo, in argument 742 noDynamicBCEMixedInductionTypes(int[] x, long lo, long hi) argument 799 dynamicBCEAndConstantIndices(int[] x, int[][] a, int lo, int hi) argument 848 dynamicBCEAndConstantIndicesAllPrimTypes(int[] q, boolean[] r, byte[] s, char[] t, short[] u, int[] v, long[] w, float[] x, double[] y, int lo, int hi) argument 883 dynamicBCEAndConstantIndexRefType(int[] q, Integer[] z, int lo, int hi) argument [all...] |
/art/runtime/ |
H A D | dex_file.cc | 688 int32_t lo = 0; local 690 while (hi >= lo) { 691 int32_t mid = (hi + lo) / 2; 694 lo = mid + 1; 699 lo = mid + 1; 704 lo = mid + 1; 723 int32_t lo = 0; local 725 while (hi >= lo) { 726 int32_t mid = (hi + lo) / 2; 729 lo 752 int32_t lo = 0; local 771 int32_t lo = 0; local 791 int32_t lo = 0; local 810 int32_t lo = 0; local 829 int32_t lo = 0; local [all...] |
/art/tools/ |
H A D | setup-buildbot-device.sh | 52 adb shell ifconfig lo up
|
/art/test/620-checker-bce-intrinsics/src/ |
H A D | Main.java | 43 static int oneArrayAbs(int[] a, int lo) { argument 45 for (int i = Math.abs(lo); i < a.length; i++) {
|
/art/compiler/optimizing/ |
H A D | loop_optimization.h | 122 HInstruction* lo,
|
H A D | induction_var_range_test.cc | 209 /** Constructs a range [lo, hi] using a periodic induction. */ 210 HInductionVarAnalysis::InductionInfo* CreateRange(int32_t lo, int32_t hi) { argument 213 CreateConst(lo), 232 HInductionVarAnalysis::InductionInfo* CreateWrapAround(int32_t initial, int32_t lo, int32_t hi) { argument 233 return CreateWrapAround(initial, CreateRange(lo, hi));
|
H A D | loop_optimization.cc | 655 HInstruction* lo, 669 // for (i = lo; i < hi; i += step) 693 vector_phi_->AddInput(lo); 652 GenerateNewLoop(LoopNode* node, HBasicBlock* block, HBasicBlock* new_preheader, HInstruction* lo, HInstruction* hi, HInstruction* step) argument
|
H A D | intrinsics_arm.cc | 546 Register lo = invoke->GetLocations()->Out().AsRegisterPairLow<Register>(); local 548 if (addr == lo) { 550 __ ldr(lo, Address(addr, 0)); 552 __ ldr(lo, Address(addr, 0)); 644 Register offset = offset_loc.AsRegisterPairLow<Register>(); // Long offset, lo part only. 834 Register offset = locations->InAt(2).AsRegisterPairLow<Register>(); // Long offset, lo part only.
|
H A D | intrinsics_arm_vixl.cc | 886 vixl32::Register lo = LowRegisterFrom(invoke->GetLocations()->Out()); local 888 if (addr.Is(lo)) { 890 __ Ldr(lo, MemOperand(addr)); 892 __ Ldr(lo, MemOperand(addr)); 978 vixl32::Register offset = LowRegisterFrom(offset_loc); // Long offset, lo part only. 1170 vixl32::Register offset = LowRegisterFrom(locations->InAt(2)); // Long offset, lo part only.
|
H A D | code_generator_arm_vixl.cc | 1382 case kCondB: return lo; 1397 case kCondLT: return lo; 1402 case kCondB: return lo; 3348 // out.lo = 0 - in.lo (and update the carry/borrow (C) flag) 3991 // The algorithm is wrong if out.hi is either in1.lo or in2.lo: 3998 // formula: out.hi : out.lo = (in1.lo * in2.hi + in1.hi * in2.lo)* 5455 vixl32::Register lo = RegisterFrom(locations->GetTemp(0)); local [all...] |
/art/runtime/interpreter/ |
H A D | interpreter_common.h | 453 int lo = 0; local 455 while (lo <= hi) { 456 int mid = (lo + hi) / 2; 461 lo = mid + 1;
|
/art/runtime/interpreter/mterp/ |
H A D | mterp.cc | 96 int lo = 0; local 98 while (lo <= hi) { 99 int mid = (lo + hi) >> 1; 105 lo = mid + 1;
|
/art/runtime/arch/mips/ |
H A D | quick_entrypoints_mips.S | 956 addiu $t2, $ra, %lo(tabInt - tabBase) 958 addiu $t3, $ra, %lo(tabLong - tabBase) 959 addiu $t4, $ra, %lo(tabSingle - tabBase) 960 addiu $t5, $ra, %lo(tabDouble - tabBase) 1115 addiu $t2, $ra, %lo(tabIntS - tabBaseS) 1117 addiu $t3, $ra, %lo(tabLongS - tabBaseS) 1118 addiu $t4, $ra, %lo(tabSingleS - tabBaseS) 1119 addiu $t5, $ra, %lo(tabDoubleS - tabBaseS)
|
/art/tools/dmtracedump/ |
H A D | tracedump.cc | 975 int32_t lo = 0; local 978 while (hi >= lo) { 979 int32_t mid = (hi + lo) / 2; 985 lo = mid + 1;
|
/art/runtime/verifier/ |
H A D | method_verifier.cc | 2289 const RegType& lo = reg_types_.FromCat2ConstLo(static_cast<int32_t>(val), true); local 2291 work_line_->SetRegisterTypeWide(this, inst->VRegA_21s(), lo, hi); 2296 const RegType& lo = reg_types_.FromCat2ConstLo(static_cast<int32_t>(val), true); local 2298 work_line_->SetRegisterTypeWide(this, inst->VRegA_31i(), lo, hi); 2303 const RegType& lo = reg_types_.FromCat2ConstLo(static_cast<int32_t>(val), true); local 2305 work_line_->SetRegisterTypeWide(this, inst->VRegA_51l(), lo, hi); 2310 const RegType& lo = reg_types_.FromCat2ConstLo(static_cast<int32_t>(val), true); local 2312 work_line_->SetRegisterTypeWide(this, inst->VRegA_21h(), lo, hi);
|