Searched refs:next_insn (Results 1 - 3 of 3) sorted by relevance

/art/compiler/linker/arm64/
H A Drelative_patcher_arm64.cc313 uint32_t next_insn = GetInsn(code, literal_offset + 4u); local
315 CheckValidReg(next_insn & 0x1fu); // Check destination register.
316 CHECK_EQ(next_insn & 0xffc003e0u, 0xb9400000u | (key.GetOffsetParams().base_reg << 5));
534 uint32_t next_insn = GetInsn(code, literal_offset + 4u); local
541 if ((next_insn & 0xffc00000) == 0xb9400000 &&
542 (((next_insn >> 5) ^ adrp) & 0x1f) == 0) {
550 if ((next_insn & 0x1f000000) == 0x11000000 &&
551 ((((next_insn >> 5) ^ adrp) & 0x1f) == 0 || ((next_insn ^ adrp) & 0x1f) != 0)) {
556 if ((next_insn
[all...]
/art/runtime/verifier/
H A Dmethod_verifier.h662 * Control can transfer to "next_insn". Merge the registers from merge_line into the table at
663 * next_insn, and set the changed flag on the target address if any of the registers were changed.
668 bool UpdateRegisters(uint32_t next_insn, RegisterLine* merge_line, bool update_merge_line)
H A Dmethod_verifier.cc5232 bool MethodVerifier::UpdateRegisters(uint32_t next_insn, RegisterLine* merge_line, argument
5235 RegisterLine* target_line = reg_table_.GetLine(next_insn);
5236 if (!GetInstructionFlags(next_insn).IsVisitedOrChanged()) {
5243 if (GetInstructionFlags(next_insn).IsReturn()) {
5249 const Instruction* ret_inst = Instruction::At(code_item_->insns_ + next_insn);
5268 << " to [" << reinterpret_cast<void*>(next_insn) << "]: " << "\n"
5278 GetInstructionFlags(next_insn).SetChanged();

Completed in 77 milliseconds