Searched refs:TGSI_OPCODE_DDX (Results 1 - 16 of 16) sorted by relevance

/external/mesa3d/src/gallium/auxiliary/tgsi/
H A Dtgsi_util.c206 case TGSI_OPCODE_DDX:
H A Dtgsi_info.c77 { 1, 1, 0, 0, 0, 0, COMP, "DDX", TGSI_OPCODE_DDX },
H A Dtgsi_exec.c3588 case TGSI_OPCODE_DDX:
/external/mesa3d/src/gallium/include/pipe/
H A Dp_shader_tokens.h294 #define TGSI_OPCODE_DDX 37 macro
/external/mesa3d/src/gallium/drivers/r300/
H A Dr300_tgsi_to_rc.c70 case TGSI_OPCODE_DDX: return RC_OPCODE_DDX;
/external/mesa3d/src/gallium/drivers/r600/
H A Dr600_llvm.c235 bld_base->op_actions[TGSI_OPCODE_DDX].emit = llvm_emit_tex;
H A Dr600_shader.c5280 {TGSI_OPCODE_DDX, 0, SQ_TEX_INST_GET_GRADIENTS_H, tgsi_tex},
5454 {TGSI_OPCODE_DDX, 0, SQ_TEX_INST_GET_GRADIENTS_H, tgsi_tex},
5628 {TGSI_OPCODE_DDX, 0, SQ_TEX_INST_GET_GRADIENTS_H, tgsi_tex},
/external/mesa3d/src/gallium/drivers/radeon/
H A Dradeon_setup_tgsi_llvm.c1076 bld_base->op_actions[TGSI_OPCODE_DDX].intr_name = "llvm.AMDGPU.ddx";
1077 bld_base->op_actions[TGSI_OPCODE_DDX].fetch_args = tex_fetch_args;
/external/mesa3d/src/gallium/auxiliary/gallivm/
H A Dlp_bld_tgsi_aos.c662 case TGSI_OPCODE_DDX:
H A Dlp_bld_tgsi_soa.c2111 bld.bld_base.op_actions[TGSI_OPCODE_DDX].emit = ddx_emit;
/external/mesa3d/src/mesa/state_tracker/
H A Dst_mesa_to_tgsi.c553 return TGSI_OPCODE_DDX;
H A Dst_glsl_to_tgsi.cpp1457 emit(ir, TGSI_OPCODE_DDX, result_dst, op[0]);
/external/mesa3d/src/gallium/drivers/i915/
H A Di915_fpc_translate.c584 case TGSI_OPCODE_DDX:
/external/mesa3d/src/gallium/drivers/svga/
H A Dsvga_tgsi_insn.c1862 case TGSI_OPCODE_DDX:
2542 case TGSI_OPCODE_DDX:
3143 emit->info.opcode_count[TGSI_OPCODE_DDX] >= 1 ||
/external/mesa3d/src/gallium/drivers/nv30/
H A Dnvfx_fragprog.c558 case TGSI_OPCODE_DDX:
/external/mesa3d/src/gallium/drivers/nv50/codegen/
H A Dnv50_ir_from_tgsi.cpp1800 case TGSI_OPCODE_DDX:

Completed in 180 milliseconds