Searched refs:TGSI_OPCODE_USHR (Results 1 - 7 of 7) sorted by relevance
| /external/mesa3d/src/gallium/auxiliary/tgsi/ |
| H A D | tgsi_info.c | 178 { 1, 2, 0, 0, 0, 0, COMP, "USHR", TGSI_OPCODE_USHR },
290 case TGSI_OPCODE_USHR:
338 case TGSI_OPCODE_USHR:
|
| H A D | tgsi_exec.c | 4129 case TGSI_OPCODE_USHR:
|
| /external/mesa3d/src/gallium/include/pipe/ |
| H A D | p_shader_tokens.h | 388 #define TGSI_OPCODE_USHR 138 macro
|
| /external/mesa3d/src/gallium/drivers/nv50/codegen/ |
| H A D | nv50_ir_from_tgsi.cpp | 380 case TGSI_OPCODE_USHR:
1772 case TGSI_OPCODE_USHR:
|
| /external/mesa3d/src/gallium/auxiliary/gallivm/ |
| H A D | lp_bld_tgsi_action.c | 1514 /* TGSI_OPCODE_USHR (CPU Only) */
1621 bld_base->op_actions[TGSI_OPCODE_USHR].emit = ushr_emit_cpu;
|
| /external/mesa3d/src/gallium/drivers/radeon/ |
| H A D | radeon_setup_tgsi_llvm.c | 1069 bld_base->op_actions[TGSI_OPCODE_USHR].emit = emit_ushr;
|
| /external/mesa3d/src/gallium/drivers/r600/ |
| H A D | r600_shader.c | 5387 {TGSI_OPCODE_USHR, 0, V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_LSHR_INT, tgsi_op2_trans},
5561 {TGSI_OPCODE_USHR, 0, EG_V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_LSHR_INT, tgsi_op2},
5735 {TGSI_OPCODE_USHR, 0, EG_V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_LSHR_INT, tgsi_op2},
|
Completed in 276 milliseconds