| /external/mesa3d/src/gallium/auxiliary/tgsi/ |
| H A D | tgsi_util.c | 231 read_mask = write_mask & TGSI_WRITEMASK_XY ? TGSI_WRITEMASK_X : 0;
240 read_mask = src_idx == 2 ? TGSI_WRITEMASK_X : TGSI_WRITEMASK_XY;
244 read_mask = TGSI_WRITEMASK_XY;
276 read_mask = TGSI_WRITEMASK_XY;
|
| H A D | tgsi_exec.c | 2756 if (inst->Dst[0].Register.WriteMask & TGSI_WRITEMASK_XY) {
|
| /external/mesa3d/src/gallium/auxiliary/vl/ |
| H A D | vl_idct.c | 178 ureg_MAD(shader, ureg_writemask(o_vpos, TGSI_WRITEMASK_XY), vpos, scale, scale);
181 ureg_MUL(shader, ureg_writemask(t_tex, TGSI_WRITEMASK_XY), vpos, scale);
301 ureg_ADD(shader, ureg_writemask(t_tex, TGSI_WRITEMASK_XY), vpos, vrect);
302 ureg_MUL(shader, ureg_writemask(t_tex, TGSI_WRITEMASK_XY), ureg_src(t_tex), scale);
304 ureg_MOV(shader, ureg_writemask(o_vpos, TGSI_WRITEMASK_XY), ureg_src(t_tex));
307 ureg_MUL(shader, ureg_writemask(t_start, TGSI_WRITEMASK_XY), vpos, scale);
423 ureg_MUL(shader, ureg_writemask(t_start, TGSI_WRITEMASK_XY), vpos, scale);
|
| H A D | vl_mc.c | 73 ureg_ADD(shader, ureg_writemask(t_vpos, TGSI_WRITEMASK_XY), vpos, vrect);
74 ureg_MUL(shader, ureg_writemask(t_vpos, TGSI_WRITEMASK_XY), ureg_src(t_vpos), block_scale);
75 ureg_MOV(shader, ureg_writemask(o_vpos, TGSI_WRITEMASK_XY), ureg_src(t_vpos));
144 ureg_MAD(shader, ureg_writemask(o_vmv[i], TGSI_WRITEMASK_XY), mv_scale, vmv[i], ureg_src(t_vpos));
277 ureg_CMP(shader, ureg_writemask(t_vtex, TGSI_WRITEMASK_XY),
|
| H A D | vl_zscan.c | 138 ureg_ADD(shader, ureg_writemask(tmp, TGSI_WRITEMASK_XY), vpos, vrect);
139 ureg_MUL(shader, ureg_writemask(o_vpos, TGSI_WRITEMASK_XY), ureg_src(tmp), scale);
|
| H A D | vl_matrix_filter.c | 113 ureg_ADD(shader, ureg_writemask(t_array[i], TGSI_WRITEMASK_XY),
|
| H A D | vl_median_filter.c | 123 ureg_ADD(shader, ureg_writemask(t_array[i], TGSI_WRITEMASK_XY),
|
| H A D | vl_compositor.c | 237 ureg_MUL(shader, ureg_writemask(t_tc[0], TGSI_WRITEMASK_XY),
|
| H A D | vl_mpeg12_decoder.c | 996 ureg_MOV(shader, ureg_writemask(o_vtex, TGSI_WRITEMASK_XY), ureg_src(tex));
|
| /external/mesa3d/src/gallium/include/pipe/ |
| H A D | p_shader_tokens.h | 88 #define TGSI_WRITEMASK_XY 0x03 macro
|
| /external/mesa3d/src/gallium/auxiliary/gallivm/ |
| H A D | lp_bld_tgsi_info.c | 120 readmask = TGSI_WRITEMASK_XY;
|
| /external/mesa3d/src/gallium/drivers/svga/ |
| H A D | svga_tgsi_decl_sm30.c | 194 TGSI_WRITEMASK_XY );
|
| H A D | svga_tgsi_insn.c | 1052 if (!do_emit_sincos(emit, writemask(temp, TGSI_WRITEMASK_XY), src0 ))
2110 if (dst.mask & TGSI_WRITEMASK_XY) {
2301 else if (dst.mask & TGSI_WRITEMASK_XY)
2330 if (dst.mask & TGSI_WRITEMASK_XY) {
2773 writemask( emit->ps_temp_pos, TGSI_WRITEMASK_XY ),
|
| /external/mesa3d/src/gallium/state_trackers/xa/ |
| H A D | xa_tgsi.c | 159 ureg_MOV(ureg, ureg_writemask(temp0, TGSI_WRITEMASK_XY), pos);
210 ureg_MOV(ureg, ureg_writemask(temp0, TGSI_WRITEMASK_XY), pos);
|
| /external/mesa3d/src/gallium/state_trackers/xorg/ |
| H A D | xorg_exa_tgsi.c | 138 ureg_writemask(temp0, TGSI_WRITEMASK_XY), pos);
198 ureg_writemask(temp0, TGSI_WRITEMASK_XY),
|
| /external/mesa3d/src/gallium/state_trackers/vega/ |
| H A D | asm_fill.h | 55 ureg_MOV(ureg, ureg_writemask(temp[0], TGSI_WRITEMASK_XY), in[0]); \
|
| /external/mesa3d/src/gallium/auxiliary/draw/ |
| H A D | draw_pipe_aapoint.c | 245 newInst.Dst[0].Register.WriteMask = TGSI_WRITEMASK_XY;
|
| /external/mesa3d/src/mesa/state_tracker/ |
| H A D | st_mesa_to_tgsi.c | 727 dst[0] = ureg_writemask(dst[0], TGSI_WRITEMASK_XY );
|
| H A D | st_glsl_to_tgsi.cpp | 4263 dst[0] = ureg_writemask(dst[0], TGSI_WRITEMASK_XY);
|
| /external/mesa3d/src/gallium/drivers/r600/ |
| H A D | r600_shader.c | 2090 if (likely(inst->Dst[0].Register.WriteMask & TGSI_WRITEMASK_XY)) {
|