Searched refs:TGSI_WRITEMASK_Z (Results 1 - 25 of 25) sorted by relevance

/external/mesa3d/src/gallium/auxiliary/util/
H A Du_simple_shaders.c210 ureg_writemask(depth, TGSI_WRITEMASK_Z),
261 ureg_writemask(depth, TGSI_WRITEMASK_Z),
/external/mesa3d/src/gallium/drivers/i915/
H A Di915_fpc_optimize.c81 if ( write_mask & TGSI_WRITEMASK_Z && r->Register.SwizzleZ != TGSI_SWIZZLE_Z)
137 if ( write_mask & TGSI_WRITEMASK_Z )
H A Di915_fpc_translate.c338 if (writeMask & TGSI_WRITEMASK_Z)
/external/mesa3d/src/gallium/include/pipe/
H A Dp_shader_tokens.h89 #define TGSI_WRITEMASK_Z 0x04 macro
/external/mesa3d/src/gallium/drivers/llvmpipe/
H A Dlp_setup_point.c191 if (usage_mask & TGSI_WRITEMASK_Z) {
H A Dlp_setup_line.c150 if (usage_mask & TGSI_WRITEMASK_Z) {
H A Dlp_state_fs.c1385 usage_mask & TGSI_WRITEMASK_Z ? "z" : "",
/external/mesa3d/src/gallium/auxiliary/vl/
H A Dvl_idct.c420 ureg_MUL(shader, ureg_writemask(tex, TGSI_WRITEMASK_Z),
428 ureg_MOV(shader, ureg_writemask(o_r_addr[0], TGSI_WRITEMASK_Z), ureg_src(tex));
429 ureg_MOV(shader, ureg_writemask(o_r_addr[1], TGSI_WRITEMASK_Z), ureg_src(tex));
H A Dvl_mc.c270 ureg_MUL(shader, ureg_writemask(o_flags, TGSI_WRITEMASK_Z),
281 ureg_MUL(shader, ureg_writemask(t_vtex, TGSI_WRITEMASK_Z),
284 ureg_FRC(shader, ureg_writemask(t_vtex, TGSI_WRITEMASK_Z), ureg_src(t_vtex));
H A Dvl_compositor.c109 ureg_MAD(shader, ureg_writemask(o_vtop, TGSI_WRITEMASK_Z), ureg_scalar(vtex, TGSI_SWIZZLE_Y),
117 ureg_MAD(shader, ureg_writemask(o_vbottom, TGSI_WRITEMASK_Z), ureg_scalar(vtex, TGSI_SWIZZLE_Y),
213 ureg_MUL(shader, ureg_writemask(t_tc[i], TGSI_WRITEMASK_Z),
H A Dvl_zscan.c156 ureg_MOV(shader, ureg_writemask(o_vtex[i], TGSI_WRITEMASK_Z), vpos);
/external/mesa3d/src/gallium/drivers/svga/
H A Dsvga_tgsi_insn.c2137 if (dst.mask & TGSI_WRITEMASK_Z) {
2139 writemask( dst, TGSI_WRITEMASK_Z ),
2192 if (dst.mask & TGSI_WRITEMASK_Z) {
2299 if (dst.mask & TGSI_WRITEMASK_Z)
2325 writemask( log2_abs, TGSI_WRITEMASK_Z ),
2371 if (!(dst.mask & TGSI_WRITEMASK_Z))
2785 writemask( emit->ps_temp_pos, TGSI_WRITEMASK_Z ),
2899 writemask(depth, TGSI_WRITEMASK_Z),
2918 writemask(temp_pos, TGSI_WRITEMASK_Z),
/external/mesa3d/src/gallium/auxiliary/draw/
H A Ddraw_pipe_aapoint.c334 newInst.Dst[0].Register.WriteMask = TGSI_WRITEMASK_Z;
350 newInst.Dst[0].Register.WriteMask = TGSI_WRITEMASK_Z;
/external/mesa3d/src/gallium/state_trackers/xa/
H A Dxa_tgsi.c161 ureg_writemask(temp0, TGSI_WRITEMASK_Z),
212 ureg_writemask(temp0, TGSI_WRITEMASK_Z),
/external/mesa3d/src/gallium/state_trackers/xorg/
H A Dxorg_exa_tgsi.c140 ureg_writemask(temp0, TGSI_WRITEMASK_Z),
201 ureg_writemask(temp0, TGSI_WRITEMASK_Z),
/external/mesa3d/src/gallium/auxiliary/tgsi/
H A Dtgsi_exec.c588 writemask == TGSI_WRITEMASK_Z ||
2771 if (inst->Dst[0].Register.WriteMask & TGSI_WRITEMASK_Z) {
2812 if (inst->Dst[0].Register.WriteMask & TGSI_WRITEMASK_Z) {
2861 if (inst->Dst[0].Register.WriteMask & TGSI_WRITEMASK_Z) {
2909 if (inst->Dst[0].Register.WriteMask & TGSI_WRITEMASK_Z) {
2929 if (inst->Dst[0].Register.WriteMask & TGSI_WRITEMASK_Z) {
2942 if (inst->Dst[0].Register.WriteMask & TGSI_WRITEMASK_Z) {
2968 if (inst->Dst[0].Register.WriteMask & TGSI_WRITEMASK_Z) {
2992 if (inst->Dst[0].Register.WriteMask & TGSI_WRITEMASK_Z) {
3010 if (inst->Dst[0].Register.WriteMask & TGSI_WRITEMASK_Z) {
[all...]
H A Dtgsi_dump.c199 if (writemask & TGSI_WRITEMASK_Z)
H A Dtgsi_text.c356 *writemask |= TGSI_WRITEMASK_Z;
/external/mesa3d/src/gallium/state_trackers/vega/
H A Dasm_fill.h57 ureg_writemask(temp[0], TGSI_WRITEMASK_Z), \
H A Drenderer.c214 ureg_MOV(ureg, ureg_writemask(tmp, TGSI_WRITEMASK_Z), src[0]);
273 ureg_MOV(ureg, ureg_writemask(out, TGSI_WRITEMASK_Z), imm);
/external/mesa3d/src/mesa/state_tracker/
H A Dst_mesa_to_tgsi.c1090 TGSI_WRITEMASK_Z );
H A Dst_glsl_to_tgsi.cpp4594 t->outputs[i] = ureg_writemask(t->outputs[i], TGSI_WRITEMASK_Z);
/external/mesa3d/src/gallium/drivers/nv30/
H A Dnvfx_fragprog.c434 if (tgsi & TGSI_WRITEMASK_Z) mask |= NVFX_FP_MASK_Z;
H A Dnvfx_vertprog.c452 if (tgsi & TGSI_WRITEMASK_Z) mask |= NVFX_VP_MASK_Z;
/external/mesa3d/src/gallium/drivers/r600/
H A Dr600_shader.c2164 if (inst->Dst[0].Register.WriteMask & TGSI_WRITEMASK_Z) {

Completed in 627 milliseconds