/external/valgrind/none/tests/ppc32/ |
H A D | test_isa_2_06_part3.c | 47 #define True 1 macro 472 src_is_negative = (*src_dp_ull & 0x8000000000000000ULL) ? True : False; 473 res_is_negative = (dst_dp[output_vec_idx] & 0x8000000000000000ULL) ? True : False; 480 src_is_negative = (*src_sp_uint & 0x80000000) ? True : False; 481 res_is_negative = (dst_sp[output_vec_idx] & 0x80000000) ? True : False; 1107 Bool dp = (test_group.precision == DOUBLE_TEST) ? True : False; 1108 Bool is_sqrt = (strstr(test_group.name, "sqrt")) ? True : False; 1109 Bool is_scalar = (strstr(test_group.name, "xs")) ? True : False; 1124 sparse_sp = True; 1251 Bool dp = (test_group.precision == DOUBLE_TEST) ? True [all...] |
H A D | test_isa_2_07_part2.c | 60 #define True 1 macro 830 src_is_negative = (*src_dp_ull & 0x8000000000000000ULL) ? True : False; 831 res_is_negative = (dst_dp[output_vec_idx] & 0x8000000000000000ULL) ? True : False; 1077 (test_group.precision == DOUBLE_TEST_SINGLE_RES)) ? True : False; 1080 Bool is_sqrt = (strstr(test_group.name, "sqrt")) ? True : False;
|
/external/valgrind/none/tests/ppc64/ |
H A D | test_isa_2_06_part2.c | 41 #define True 1 macro 1338 do_dp = test_group.precision == DOUBLE_TEST ? True : False; 1342 scalar = True; 1354 do_aXp = True; 1363 do_aXp = True; 1380 /* When repeat == True, we're on the first time through of one of the VX_FP_SMx 1464 Bool dp = (test_group.precision == DOUBLE_TEST) ? True : False; 1465 Bool xvrespTest = (strstr(test_group.name , "xvresp") != NULL) ? True: False; 1584 do_dot = True; 1657 do_OE = True; [all...] |
H A D | test_isa_2_06_part3.c | 47 #define True 1 macro 472 src_is_negative = (*src_dp_ull & 0x8000000000000000ULL) ? True : False; 473 res_is_negative = (dst_dp[output_vec_idx] & 0x8000000000000000ULL) ? True : False; 480 src_is_negative = (*src_sp_uint & 0x80000000) ? True : False; 481 res_is_negative = (dst_sp[output_vec_idx] & 0x80000000) ? True : False; 1107 Bool dp = (test_group.precision == DOUBLE_TEST) ? True : False; 1108 Bool is_sqrt = (strstr(test_group.name, "sqrt")) ? True : False; 1109 Bool is_scalar = (strstr(test_group.name, "xs")) ? True : False; 1124 sparse_sp = True; 1251 Bool dp = (test_group.precision == DOUBLE_TEST) ? True [all...] |
H A D | test_isa_2_07_part2.c | 60 #define True 1 macro 830 src_is_negative = (*src_dp_ull & 0x8000000000000000ULL) ? True : False; 831 res_is_negative = (dst_dp[output_vec_idx] & 0x8000000000000000ULL) ? True : False; 1077 (test_group.precision == DOUBLE_TEST_SINGLE_RES)) ? True : False; 1080 Bool is_sqrt = (strstr(test_group.name, "sqrt")) ? True : False;
|
/external/llvm/bindings/ocaml/llvm/ |
H A D | llvm.ml | 145 | True Constructor in type:Fcmp/t
|
/external/llvm/include/llvm/IR/ |
H A D | IRBuilder.h | 677 BranchInst *CreateCondBr(Value *Cond, BasicBlock *True, BasicBlock *False, argument 680 return Insert(addBranchMetadata(BranchInst::Create(True, False, Cond), 1575 Value *CreateSelect(Value *C, Value *True, Value *False, argument 1578 if (Constant *TC = dyn_cast<Constant>(True)) 1582 SelectInst *Sel = SelectInst::Create(C, True, False);
|
/external/llvm/lib/Transforms/Scalar/ |
H A D | GVN.cpp | 1700 Constant *True = ConstantInt::getTrue(V->getContext()); local 1708 Changed |= propagateEquality(V, True, Edge, false); 1714 ReplaceWithConstMap[V] = True;
|
/external/swiftshader/third_party/LLVM/bindings/ocaml/llvm/ |
H A D | llvm.ml | 133 | True Constructor in type:Fcmp/t
|
/external/swiftshader/third_party/LLVM/include/llvm/Support/ |
H A D | IRBuilder.h | 432 BranchInst *CreateCondBr(Value *Cond, BasicBlock *True, BasicBlock *False) { argument 433 return Insert(BranchInst::Create(True, False, Cond)); 1151 Value *CreateSelect(Value *C, Value *True, Value *False, argument 1154 if (Constant *TC = dyn_cast<Constant>(True)) 1157 return Insert(SelectInst::Create(C, True, False), Name);
|
/external/swiftshader/third_party/LLVM/lib/Target/Mips/ |
H A D | MipsISelLowering.cpp | 515 static SDValue CreateCMovFP(SelectionDAG& DAG, SDValue Cond, SDValue True, argument 522 True.getValueType(), True, False, Cond); 536 SDValue True = DAG.getConstant(1, MVT::i32); 539 return CreateCMovFP(DAG, Cond, True, False, N->getDebugLoc());
|
/external/valgrind/massif/ |
H A D | ms_main.c | 362 static Bool clo_heap = True; 425 return True; 566 // if exclude_first_entry is True. 588 // exclude_first_entry is an optimisation: if True, automatically removes 589 // the top level IP from the stacktrace. Should be set to True if it is known 666 return True; 672 return (snapshot->xt ? True : False); 723 clear_snapshot(snapshot, /*do_sanity_check*/True); 829 clear_snapshot(&snapshots[j], /*do_sanity_check*/True); 900 static Bool is_first_get_time = True; 1932 ms_xtmemory_report(VG_(clo_xtree_memory_file), True); local [all...] |
/external/clang/include/clang/Parse/ |
H A D | Parser.h | 237 /// True if we are within an Objective-C container while parsing C-like decls. 339 /// isTokenStringLiteral - True if this token is a string-literal. 343 /// isTokenSpecial - True if this token requires special consumption methods. 1900 return isCXXDeclarationSpecifier() == TPResult::True; 2011 True, False, Ambiguous, Error member in class:clang::Parser::TPResult 2026 /// isCXXDeclarationSpecifier - Returns TPResult::True if it is a 2037 /// Given that isCXXDeclarationSpecifier returns \c TPResult::True or 2049 // Returning TPResult::True/False indicates that the ambiguity was
|
/external/clang/lib/CodeGen/ |
H A D | CGExprScalar.cpp | 1639 llvm::Value *True = CGF.EmitToMemory(Builder.getTrue(), type); local 1641 Builder.CreateStore(True, LV.getAddress(), LV.isVolatileQualified()) 1648 llvm::AtomicRMWInst::Xchg, LV.getPointer(), True,
|
/external/llvm/lib/Target/AMDGPU/ |
H A D | AMDGPUISelLowering.cpp | 953 SDValue True, SDValue False, 959 if (!(LHS == True && RHS == False) && !(LHS == False && RHS == True)) 980 if (LHS == True) 999 if (LHS == True) 1005 if (LHS == True) 1017 if (LHS == True) 2546 SDValue True = N->getOperand(1); local 2551 = CombineFMinMaxLegacy(SDLoc(N), VT, LHS, RHS, True, False, CC, DCI); 2558 return performCtlzCombine(SDLoc(N), Cond, True, Fals 951 CombineFMinMaxLegacy(const SDLoc &DL, EVT VT, SDValue LHS, SDValue RHS, SDValue True, SDValue False, SDValue CC, DAGCombinerInfo &DCI) const argument [all...] |
/external/llvm/lib/Target/Mips/ |
H A D | MipsISelLowering.cpp | 566 static SDValue createCMovFP(SelectionDAG &DAG, SDValue Cond, SDValue True, argument 573 True.getValueType(), True, FCC0, False, Cond); 610 SDValue True = N->getOperand(1); local 615 return DAG.getNode(ISD::SELECT, DL, FalseTy, SetCC, False, True); 620 SDValue True = N->getOperand(1); local 621 ConstantSDNode *TrueC = dyn_cast<ConstantSDNode>(True); 623 if (!TrueC || !True.getValueType().isInteger()) 629 if (True.getValueType() == MVT::i64) 648 return DAG.getNode(ISD::ADD, DL, SetCC.getValueType(), SetCC, True); 1743 SDValue True = DAG.getConstant(1, DL, MVT::i32); local [all...] |
/external/llvm/lib/Target/PowerPC/ |
H A D | PPCISelDAGToDAG.cpp | 3397 uint64_t True = cast<ConstantSDNode>(TrueRes)->getZExtValue(), local 3399 if (!isInt<16>(True) || !isInt<16>(False))
|
/external/llvm/lib/Transforms/Vectorize/ |
H A D | SLPVectorizer.cpp | 131 /// \returns True if all of the values in \p VL are constants. 139 /// \returns True if all of the values in \p VL are identical. 233 /// \returns True if Extract{Value,Element} instruction extracts element Idx. 246 /// \returns True if in-tree use also needs extract. This refers to 282 /// \returns True if the instruction is not a volatile or atomic load/store. 400 /// \returns True if the ExtractElement/ExtractValue instructions in VL can 688 /// True if this instruction is scheduled (or considered as scheduled in the 2337 Value *True = vectorizeTree(TrueVec); local 2343 Value *V = Builder.CreateSelect(Cond, True, False); 3892 /// \param IsLeft True wil [all...] |
/external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/ |
H A D | SelectionDAGBuilder.cpp | 1551 SDValue True = DAG.getConstant(1, CondLHS.getValueType()); local 1552 Cond = DAG.getNode(ISD::XOR, dl, CondLHS.getValueType(), CondLHS, True); 1590 SDValue True = DAG.getConstant(1, Cond.getValueType()); local 1591 Cond = DAG.getNode(ISD::XOR, dl, Cond.getValueType(), Cond, True);
|
/external/valgrind/exp-sgcheck/tests/ |
H A D | hackedbz2.c | 438 #define True ((Bool)1) macro 1012 while (True) { 1014 return True; 1095 neg = True; 1198 is_long = True; 1404 while (True) { \ 1644 s->inUse16[i] = True; else 1654 if (uc == 1) s->inUse[i * 16 + j] = True; 1667 while (True) { 1694 while (True) { [all...] |
/external/valgrind/memcheck/ |
H A D | mc_main.c | 795 Bool ok = True; 821 Bool ok = True; 1122 case IAR_CommandLine: return True; 1123 case IAR_ClientReq: return True; 1145 return True; 1166 return True; 1183 return True; 1204 return True; 1248 return True; 1599 MC_(record_address_error)( VG_(get_running_tid)(), a, szB, True ); 8177 True,/*show TIDs for errors*/ local [all...] |
/external/valgrind/memcheck/tests/ |
H A D | origin5-bz2.c | 431 #define True ((Bool)1) macro 1005 while (True) { 1007 return True; 1088 neg = True; 1191 is_long = True; 1395 while (True) { \ 1635 s->inUse16[i] = True; else 1645 if (uc == 1) s->inUse[i * 16 + j] = True; 1658 while (True) { 1685 while (True) { [all...] |
H A D | varinfo6.c | 469 #define True ((Bool)1) macro 1043 while (True) { 1045 return True; 1126 neg = True; 1229 is_long = True; 1433 while (True) { \ 1673 s->inUse16[i] = True; else 1683 if (uc == 1) s->inUse[i * 16 + j] = True; 1696 while (True) { 1724 while (True) { [all...] |
/external/valgrind/perf/ |
H A D | bz2.c | 431 #define True ((Bool)1) macro 1005 while (True) { 1007 return True; 1088 neg = True; 1191 is_long = True; 1393 while (True) { \ 1633 s->inUse16[i] = True; else 1643 if (uc == 1) s->inUse[i * 16 + j] = True; 1656 while (True) { 1683 while (True) { [all...] |
/external/swiftshader/third_party/LLVM/lib/Target/ARM/ |
H A D | ARMISelLowering.cpp | 1327 // True if this byval aggregate will be split between registers 2759 SDValue True; local 2762 True = SelectTrue; 2765 True = SelectFalse; 2769 if (True.getNode() && False.getNode()) { 2774 assert(True.getValueType() == VT); 2775 return DAG.getNode(ARMISD::CMOV, dl, VT, True, False, ARMcc, CCR, Cmp);
|