/external/llvm/lib/CodeGen/ |
H A D | LiveRangeEdit.cpp | 204 SmallVector<unsigned, 8> Ops; local 205 if (UseMI->readsWritesVirtualRegister(LI->reg, &Ops).second) 208 MachineInstr *FoldMI = TII.foldMemoryOperand(*UseMI, Ops, *DefMI, &LIS);
|
/external/llvm/lib/Target/Sparc/ |
H A D | SparcISelDAGToDAG.cpp | 253 std::vector<SDValue> Ops(GU->op_begin(), GU->op_end()-1); 254 Ops.push_back(T1.getValue(1)); 255 CurDAG->UpdateNodeOperands(GU, Ops);
|
/external/llvm/lib/CodeGen/SelectionDAG/ |
H A D | LegalizeIntegerTypes.cpp | 511 SDValue Ops[] = {N->getChain(), ExtSrc0, N->getMask(), N->getBasePtr(), local 514 N->getMemoryVT(), dl, Ops, 527 SDValue Ops[] = { N->getOperand(0), N->getOperand(1) }; local 529 DAG.getVTList(ValueVTs), Ops); 2238 SDValue Ops[2] = { N->getOperand(0), N->getOperand(1) }; local 2239 SplitInteger(TLI.makeLibCall(DAG, LC, VT, Ops, true/*irrelevant*/, dl).first, 2300 SDValue Ops[2] = { N->getOperand(0), N->getOperand(1) }; local 2303 SDValue Res = DAG.getNode(ISD::SDIVREM, dl, DAG.getVTList(VT, VT), Ops); 2319 SplitInteger(TLI.makeLibCall(DAG, LC, VT, Ops, true, dl).first, Lo, Hi); 2370 SDValue Ops[] local 2413 SDValue Ops[2] = { N->getOperand(0), N->getOperand(1) }; local 2485 SDValue Ops[2] = { N->getOperand(0), N->getOperand(1) }; local 2632 SDValue Ops[2] = { N->getOperand(0), N->getOperand(1) }; local 2658 SDValue Ops[2] = { N->getOperand(0), N->getOperand(1) }; local 3232 SmallVector<SDValue, 8> Ops; local 3275 SmallVector<SDValue, 8> Ops; local [all...] |
H A D | SelectionDAGISel.cpp | 1915 void SelectionDAGISel::SelectInlineAsmMemoryOperands(std::vector<SDValue> &Ops, argument 1918 std::swap(InOps, Ops); 1920 Ops.push_back(InOps[InlineAsm::Op_InputChain]); // 0 1921 Ops.push_back(InOps[InlineAsm::Op_AsmString]); // 1 1922 Ops.push_back(InOps[InlineAsm::Op_MDNode]); // 2, !srcloc 1923 Ops.push_back(InOps[InlineAsm::Op_ExtraInfo]); // 3 (SideEffect, AlignStack) 1933 Ops.insert(Ops.end(), InOps.begin()+i, 1962 Ops.push_back(CurDAG->getTargetConstant(NewFlags, DL, MVT::i32)); 1963 Ops 2407 MorphNode(SDNode *Node, unsigned TargetOpc, SDVTList VTList, ArrayRef<SDValue> Ops, unsigned EmitNodeInfo) argument [all...] |
/external/llvm/include/llvm/CodeGen/ |
H A D | MachineInstrBundle.h | 205 /// @param Ops When set, this vector will receive an (MI, OpNum) entry for 209 SmallVectorImpl<std::pair<MachineInstr*, unsigned> > *Ops = nullptr);
|
/external/llvm/include/llvm/Target/ |
H A D | TargetInstrInfo.h | 820 MachineInstr *foldMemoryOperand(MachineInstr &MI, ArrayRef<unsigned> Ops, 826 MachineInstr *foldMemoryOperand(MachineInstr &MI, ArrayRef<unsigned> Ops, 907 ArrayRef<unsigned> Ops, 919 MachineFunction &MF, MachineInstr &MI, ArrayRef<unsigned> Ops, 906 foldMemoryOperandImpl(MachineFunction &MF, MachineInstr &MI, ArrayRef<unsigned> Ops, MachineBasicBlock::iterator InsertPt, int FrameIndex, LiveIntervals *LIS = nullptr) const argument 918 foldMemoryOperandImpl( MachineFunction &MF, MachineInstr &MI, ArrayRef<unsigned> Ops, MachineBasicBlock::iterator InsertPt, MachineInstr &LoadMI, LiveIntervals *LIS = nullptr) const argument
|
/external/llvm/lib/IR/ |
H A D | Instruction.cpp | 23 Instruction::Instruction(Type *ty, unsigned it, Use *Ops, unsigned NumOps, argument 25 : User(ty, Value::InstructionVal + it, Ops, NumOps), Parent(nullptr) { 35 Instruction::Instruction(Type *ty, unsigned it, Use *Ops, unsigned NumOps, argument 37 : User(ty, Value::InstructionVal + it, Ops, NumOps), Parent(nullptr) {
|
H A D | Metadata.cpp | 844 /// the same operands as \c Ops, return the first operand instead. 846 ArrayRef<Metadata *> Ops) { 847 if (!Ops.empty()) 848 if (MDNode *N = dyn_cast_or_null<MDNode>(Ops[0])) 849 if (N->getNumOperands() == Ops.size() && N == N->getOperand(0)) { 850 for (unsigned I = 1, E = Ops.size(); I != E; ++I) 851 if (Ops[I] != N->getOperand(I)) 852 return MDNode::get(Context, Ops); 856 return MDNode::get(Context, Ops);
|
/external/llvm/lib/Target/AVR/ |
H A D | AVRISelLowering.h | 112 std::vector<SDValue> &Ops,
|
/external/llvm/lib/Target/Lanai/ |
H A D | LanaiISelLowering.h | 103 std::vector<SDValue> &Ops,
|
/external/llvm/unittests/Transforms/Utils/ |
H A D | ValueMapperTest.cpp | 36 Metadata *Ops[] = {nullptr}; local 37 auto T = MDTuple::getTemporary(Context, Ops); 38 Ops[0] = T.get(); 39 U0 = MDTuple::get(Context, Ops);
|
/external/swiftshader/third_party/LLVM/include/llvm/Analysis/ |
H A D | InstructionSimplify.h | 126 Value *SimplifyGEPInst(ArrayRef<Value *> Ops,
|
/external/swiftshader/third_party/LLVM/include/llvm/ |
H A D | InstrTypes.h | 38 Use *Ops, unsigned NumOps, 40 : Instruction(Ty, iType, Ops, NumOps, InsertBefore) {} 43 Use *Ops, unsigned NumOps, BasicBlock *InsertAtEnd) 44 : Instruction(Ty, iType, Ops, NumOps, InsertAtEnd) {} 37 TerminatorInst(Type *Ty, Instruction::TermOps iType, Use *Ops, unsigned NumOps, Instruction *InsertBefore = 0) argument 42 TerminatorInst(Type *Ty, Instruction::TermOps iType, Use *Ops, unsigned NumOps, BasicBlock *InsertAtEnd) argument
|
/external/swiftshader/third_party/LLVM/lib/Target/CellSPU/ |
H A D | SPUISelLowering.h | 145 std::vector<SDValue> &Ops,
|
H A D | SPUISelDAGToDAG.cpp | 621 SDValue Ops[8]; local 634 Ops[0] = TFI; 635 Ops[1] = Imm0; 639 Ops[0] = CurDAG->getRegister(SPU::R1, N->getValueType(0)); 640 Ops[1] = SDValue(CurDAG->getMachineNode(SPU::ILAr32, dl, 872 Ops[1] = Op1; 878 Ops[1] = Op1; 880 Ops[1] = SDValue(CurDAG->getMachineNode(SPU::ILr32, dl, 886 Ops[0] = Op0; 893 return CurDAG->SelectNodeTo(N, NewOpc, OpVT, Ops, n_op [all...] |
/external/llvm/include/llvm/IR/ |
H A D | GlobalValue.h | 69 GlobalValue(Type *Ty, ValueTy VTy, Use *Ops, unsigned NumOps, argument 71 : Constant(PointerType::get(Ty, AddressSpace), VTy, Ops, NumOps),
|
H A D | Instruction.h | 546 Instruction(Type *Ty, unsigned iType, Use *Ops, unsigned NumOps, 548 Instruction(Type *Ty, unsigned iType, Use *Ops, unsigned NumOps,
|
/external/llvm/lib/Target/Mips/ |
H A D | Mips16ISelDAGToDAG.cpp | 212 SDValue Ops[] = {CmpLHS, InFlag.getOperand(1)}; local 220 SDNode *Carry = CurDAG->getMachineNode(Sltu_op, DL, VT, Ops);
|
/external/llvm/lib/Target/SystemZ/ |
H A D | SystemZISelDAGToDAG.cpp | 994 SDValue Ops[5] = { local 1002 DL, VT, SDValue(CurDAG->getMachineNode(Opcode, DL, OpcodeVT, Ops), 0)); 1052 SDValue Ops[5] = { local 1060 DL, VT, SDValue(CurDAG->getMachineNode(Opcode, DL, MVT::i64, Ops), 0)); 1125 SDValue Ops[] = { local 1129 SDNode *Res = CurDAG->getMachineNode(Opcode, DL, VT, MVT::Other, Ops); 1160 SDValue Ops[] = { local 1164 ReplaceNode(Store, CurDAG->getMachineNode(Opcode, DL, MVT::Other, Ops));
|
/external/swiftshader/third_party/LLVM/lib/Target/Mips/ |
H A D | MipsISelDAGToDAG.cpp | 226 SDValue Ops[] = { CmpLHS, InFlag.getOperand(1) }; local 232 SDNode *Carry = CurDAG->getMachineNode(Mips::SLTu, dl, VT, Ops, 2);
|
/external/swiftshader/third_party/LLVM/lib/Target/X86/ |
H A D | X86InstrInfo.h | 267 const SmallVectorImpl<unsigned> &Ops, 275 const SmallVectorImpl<unsigned> &Ops,
|
/external/swiftshader/third_party/llvm-subzero/include/llvm/IR/ |
H A D | GlobalValue.h | 77 GlobalValue(Type *Ty, ValueTy VTy, Use *Ops, unsigned NumOps, argument 79 : Constant(PointerType::get(Ty, AddressSpace), VTy, Ops, NumOps),
|
H A D | Instruction.h | 592 Instruction(Type *Ty, unsigned iType, Use *Ops, unsigned NumOps, 594 Instruction(Type *Ty, unsigned iType, Use *Ops, unsigned NumOps,
|
/external/swiftshader/third_party/LLVM/lib/Target/SystemZ/ |
H A D | SystemZISelDAGToDAG.cpp | 644 SDValue Ops[] = { DivVal, Tmp0, Tmp1, Tmp2, N1.getOperand(0) }; local 646 Ops, array_lengthof(Ops)); 729 SDValue Ops[] = { DivVal, Tmp0, Tmp1, Tmp2, N1.getOperand(0) }; local 731 Ops, array_lengthof(Ops));
|
/external/swiftshader/third_party/LLVM/lib/VMCore/ |
H A D | ConstantFold.cpp | 792 std::vector<Constant*> Ops; local 793 Ops.reserve(numOps); 797 Ops.push_back(Op); 799 return ConstantVector::get(Ops); 810 std::vector<Constant*> Ops; local 811 Ops.reserve(numOps); 815 Ops.push_back(Op); 817 return ConstantVector::get(Ops); 821 std::vector<Constant*> Ops; local 822 Ops [all...] |