Searched refs:CRm (Results 1 - 8 of 8) sorted by relevance
/external/llvm/lib/Target/AArch64/Utils/ |
H A D | AArch64BaseInfo.cpp | 93 uint32_t Op0 = 0, Op1 = 0, CRn = 0, CRm = 0, Op2 = 0; 98 Ops[4].getAsInteger(10, CRm); 100 Bits = (Op0 << 14) | (Op1 << 11) | (CRn << 7) | (CRm << 3) | Op2; 110 uint32_t CRm = (Bits >> 3) & 0xf; local 114 utostr(CRm) + "_" + utostr(Op2);
|
/external/v8/src/arm64/ |
H A D | constants-arm64.h | 202 V_(CRm, 11, 8, Bits)
|
/external/vixl/src/aarch64/ |
H A D | constants-aarch64.h | 139 V_(CRm, 11, 8, ExtractBits) \
|
H A D | assembler-aarch64.cc | 1416 Emit(SYS | ImmSysOp1(op1) | CRn(crn) | CRm(crm) | ImmSysOp2(op2) | Rt(xt)); 2061 void Assembler::clrex(int imm4) { Emit(CLREX | CRm(imm4)); }
|
H A D | assembler-aarch64.h | 2816 static Instr CRm(int imm4) { function in class:vixl::aarch64::Assembler
|
/external/llvm/lib/Target/ARM/Disassembler/ |
H A D | ARMDisassembler.cpp | 5273 unsigned CRm = fieldFromInstruction(Val, 0, 4); local 5292 // MRRC2 needs to be [Rt, Rt2, cop, opc1, CRm] 5293 // and MCRR2 operand order is [cop, opc1, Rt, Rt2, CRm] 5309 Inst.addOperand(MCOperand::createImm(CRm));
|
/external/clang/lib/CodeGen/ |
H A D | CGBuiltin.cpp | 4038 Value *CRm = EmitScalarExpr(E->getArg(3)); local 4045 return Builder.CreateCall(F, {Coproc, Opc1, Rt, Rt2, CRm}); 4064 Value *CRm = EmitScalarExpr(E->getArg(2)); local 4065 Value *RtAndRt2 = Builder.CreateCall(F, {Coproc, Opc1, CRm});
|
/external/valgrind/VEX/priv/ |
H A D | guest_arm64_toIR.c | 7114 11010 10100 0 00 011 0011 CRm 1 01 11111 DMB opt 7115 11010 10100 0 00 011 0011 CRm 1 00 11111 DSB opt 7116 11010 10100 0 00 011 0011 CRm 1 10 11111 ISB opt 7123 UInt CRm = INSN(11,8); local 7124 vassert(opc <= 2 && CRm <= 15); 7131 DIP("%s %s\n", opNames[opc], howNames[CRm]); 7187 1101 0101 0000 0011 0011 m 0101 1111 CLREX CRm 7188 CRm is apparently ignored.
|
Completed in 339 milliseconds