/external/boringssl/src/ssl/test/runner/poly1305/ |
H A D | sum_arm.s | 28 MOVM.IB [R4-R7], (R8) 34 MOVW R4>>14, R11 37 ORR R4<<12, g, g 42 AND g, R4, R4 48 EOR R4, R4, R4 55 MOVM.DA (R0), [R4-R7] 76 MOVM.IB [R4 [all...] |
/external/mesa3d/src/util/sha1/ |
H A D | sha1.c | 37 * (R0+R1), R2, R3, R4 are the different operations (rounds) used in SHA1 43 #define R4(v,w,x,y,z,i) z+=(w^x^y)+blk(i)+0xCA62C1D6+rol(v,5);w=rol(w,30); macro 85 R4(a,b,c,d,e,60); R4(e,a,b,c,d,61); R4(d,e,a,b,c,62); R4(c,d,e,a,b,63); 86 R4(b,c,d,e,a,64); R4(a,b,c,d,e,65); R4(e,a,b,c,d,66); R4( [all...] |
/external/openssh/openbsd-compat/ |
H A D | sha1.c | 40 * (R0+R1), R2, R3, R4 are the different operations (rounds) used in SHA1 46 #define R4(v,w,x,y,z,i) z+=(w^x^y)+blk(i)+0xCA62C1D6+rol(v,5);w=rol(w,30); macro 88 R4(a,b,c,d,e,60); R4(e,a,b,c,d,61); R4(d,e,a,b,c,62); R4(c,d,e,a,b,63); 89 R4(b,c,d,e,a,64); R4(a,b,c,d,e,65); R4(e,a,b,c,d,66); R4( [all...] |
/external/ppp/pppd/ |
H A D | sha1.c | 35 /* (R0+R1), R2, R3, R4 are the different operations used in SHA1 */ 40 #define R4(v,w,x,y,z,i) z+=(w^x^y)+blk(i)+0xCA62C1D6+rol(v,5);w=rol(w,30); macro 84 R4(a,b,c,d,e,60); R4(e,a,b,c,d,61); R4(d,e,a,b,c,62); R4(c,d,e,a,b,63); 85 R4(b,c,d,e,a,64); R4(a,b,c,d,e,65); R4(e,a,b,c,d,66); R4( [all...] |
/external/selinux/libselinux/src/ |
H A D | sha1.c | 52 // (R0+R1), R2, R3, R4 are the different operations used in SHA1 57 #define R4(v,w,x,y,z,i) z += (w^x^y) + blk(i) + 0xCA62C1D6 + rol(v,5); w=rol(w,30); macro 106 R4(a,b,c,d,e,60); R4(e,a,b,c,d,61); R4(d,e,a,b,c,62); R4(c,d,e,a,b,63); 107 R4(b,c,d,e,a,64); R4(a,b,c,d,e,65); R4(e,a,b,c,d,66); R4( [all...] |
/external/syslinux/com32/libutil/ |
H A D | sha1hash.c | 94 /* (R0+R1), R2, R3, R4 are the different operations used in SHA1 */ 99 #define R4(v,w,x,y,z,i) z+=(w^x^y)+blk(i)+0xCA62C1D6+rol(v,5);w=rol(w,30); macro 197 R4(a, b, c, d, e, 60); 198 R4(e, a, b, c, d, 61); 199 R4(d, e, a, b, c, 62); 200 R4(c, d, e, a, b, 63); 201 R4(b, c, d, e, a, 64); 202 R4(a, b, c, d, e, 65); 203 R4(e, a, b, c, d, 66); 204 R4( [all...] |
/external/valgrind/none/tests/ |
H A D | sha1_test.c | 92 /* (R0+R1), R2, R3, R4 are the different operations used in SHA1 */ 97 #define R4(v,w,x,y,z,i) z+=(w^x^y)+blk(i)+0xCA62C1D6+rol(v,5);w=rol(w,30); macro 142 R4(a,b,c,d,e,60); R4(e,a,b,c,d,61); R4(d,e,a,b,c,62); R4(c,d,e,a,b,63); 143 R4(b,c,d,e,a,64); R4(a,b,c,d,e,65); R4(e,a,b,c,d,66); R4( [all...] |
/external/webrtc/webrtc/base/ |
H A D | sha1.cc | 133 // (R0+R1), R2, R3, R4 are the different operations used in SHA1. 146 #define R4(v, w, x, y, z, i) \ macro 205 R4(a,b,c,d,e,60); R4(e,a,b,c,d,61); R4(d,e,a,b,c,62); R4(c,d,e,a,b,63); 206 R4(b,c,d,e,a,64); R4(a,b,c,d,e,65); R4(e,a,b,c,d,66); R4( [all...] |
/external/wpa_supplicant_8/hostapd/src/crypto/ |
H A D | sha1-internal.c | 143 /* (R0+R1), R2, R3, R4 are the different operations used in SHA1 */ 155 #define R4(v,w,x,y,z,i) \ macro 213 R4(a,b,c,d,e,60); R4(e,a,b,c,d,61); R4(d,e,a,b,c,62); R4(c,d,e,a,b,63); 214 R4(b,c,d,e,a,64); R4(a,b,c,d,e,65); R4(e,a,b,c,d,66); R4( [all...] |
/external/wpa_supplicant_8/src/crypto/ |
H A D | sha1-internal.c | 143 /* (R0+R1), R2, R3, R4 are the different operations used in SHA1 */ 155 #define R4(v,w,x,y,z,i) \ macro 213 R4(a,b,c,d,e,60); R4(e,a,b,c,d,61); R4(d,e,a,b,c,62); R4(c,d,e,a,b,63); 214 R4(b,c,d,e,a,64); R4(a,b,c,d,e,65); R4(e,a,b,c,d,66); R4( [all...] |
/external/wpa_supplicant_8/wpa_supplicant/src/crypto/ |
H A D | sha1-internal.c | 143 /* (R0+R1), R2, R3, R4 are the different operations used in SHA1 */ 155 #define R4(v,w,x,y,z,i) \ macro 213 R4(a,b,c,d,e,60); R4(e,a,b,c,d,61); R4(d,e,a,b,c,62); R4(c,d,e,a,b,63); 214 R4(b,c,d,e,a,64); R4(a,b,c,d,e,65); R4(e,a,b,c,d,66); R4( [all...] |
/external/llvm/test/MC/Hexagon/ |
H A D | dcfetch.s | 11 R7:6 = MEMUBH(R4++#4)
|
/external/icu/android_icu4j/src/main/java/android/icu/impl/ |
H A D | Row.java | 35 public static <C0, C1, C2, C3> R4<C0,C1,C2,C3> of(C0 p0, C1 p1, C2 p2, C3 p3) { 36 return new R4<C0,C1,C2,C3>(p0,p1,p2,p3); 52 public static class R4<C0, C1, C2, C3> extends Row<C0, C1, C2, C3, C3> { class in class:Row 53 public R4(C0 a, C1 b, C2 c, C3 d) { method in class:Row.R4
|
/external/icu/icu4j/main/classes/core/src/com/ibm/icu/impl/ |
H A D | Row.java | 31 public static <C0, C1, C2, C3> R4<C0,C1,C2,C3> of(C0 p0, C1 p1, C2 p2, C3 p3) { 32 return new R4<C0,C1,C2,C3>(p0,p1,p2,p3); 48 public static class R4<C0, C1, C2, C3> extends Row<C0, C1, C2, C3, C3> { class in class:Row 49 public R4(C0 a, C1 b, C2 c, C3 d) { method in class:Row.R4
|
/external/llvm/lib/Target/Lanai/MCTargetDesc/ |
H A D | LanaiBaseInfo.h | 52 case Lanai::R4:
|
/external/llvm/lib/Target/ARM/ |
H A D | ARMFrameLowering.cpp | 365 case ARM::R4: 451 AddDefaultPred(BuildMI(MBB, MBBI, dl, TII.get(ARM::t2MOVi16), ARM::R4) 455 BuildMI(MBB, MBBI, dl, TII.get(ARM::t2MOVi32imm), ARM::R4) 467 .addReg(ARM::R4, RegState::Implicit) 479 .addReg(ARM::R4, RegState::Implicit) 487 .addReg(ARM::R4, RegState::Kill) 567 case ARM::R4: 660 AddDefaultPred(BuildMI(MBB, MBBI, dl, TII.get(ARM::tMOVr), ARM::R4) 662 emitAligningInstructions(MF, AFI, TII, MBB, MBBI, dl, ARM::R4, MaxAlign, 665 .addReg(ARM::R4, RegStat [all...] |
/external/icu/android_icu4j/src/main/tests/android/icu/dev/test/collator/ |
H A D | AlphabeticIndexTest.java | 27 import android.icu.impl.Row.R4; 492 private void showIndex(List<String> myBucketLabels, ArrayList<Set<R4<RawCollationKey, String, Integer, Double>>> myBucketContents, boolean showEmpty) { 497 Set<R4<RawCollationKey, String, Integer, Double>> bucket = myBucketContents.get(i); 503 for (R4<RawCollationKey, String, Integer, Double> item : bucket) { 632 ArrayList<Set<R4<RawCollationKey, String, Integer, Double>>> myBucketContents = new ArrayList<Set<R4<RawCollationKey, String, Integer, Double>>>(myBucketLabels.size()); 634 myBucketContents.add(new TreeSet<R4<RawCollationKey, String, Integer, Double>>()); 641 Set<R4<RawCollationKey, String, Integer, Double>> myBucket = myBucketContents.get(bucketIndex); 643 R4<RawCollationKey, String, Integer, Double> row = Row.of(rawCollationKey, name, name.length(), testValue++); 657 Set<R4<RawCollationKe [all...] |
/external/icu/icu4j/main/tests/collate/src/com/ibm/icu/dev/test/collator/ |
H A D | AlphabeticIndexTest.java | 26 import com.ibm.icu.impl.Row.R4; 491 private void showIndex(List<String> myBucketLabels, ArrayList<Set<R4<RawCollationKey, String, Integer, Double>>> myBucketContents, boolean showEmpty) { 496 Set<R4<RawCollationKey, String, Integer, Double>> bucket = myBucketContents.get(i); 502 for (R4<RawCollationKey, String, Integer, Double> item : bucket) { 631 ArrayList<Set<R4<RawCollationKey, String, Integer, Double>>> myBucketContents = new ArrayList<Set<R4<RawCollationKey, String, Integer, Double>>>(myBucketLabels.size()); 633 myBucketContents.add(new TreeSet<R4<RawCollationKey, String, Integer, Double>>()); 640 Set<R4<RawCollationKey, String, Integer, Double>> myBucket = myBucketContents.get(bucketIndex); 642 R4<RawCollationKey, String, Integer, Double> row = Row.of(rawCollationKey, name, name.length(), testValue++); 656 Set<R4<RawCollationKe [all...] |
/external/swiftshader/third_party/LLVM/lib/Target/ARM/ |
H A D | ARMBaseRegisterInfo.cpp | 75 ARM::R7, ARM::R6, ARM::R5, ARM::R4, 85 ARM::LR, ARM::R7, ARM::R6, ARM::R5, ARM::R4, 429 ARM::R0, ARM::R2, ARM::R4, ARM::R6, ARM::R8, ARM::R10, 435 ARM::R0, ARM::R2, ARM::R12,ARM::LR, ARM::R4, ARM::R6, 441 ARM::R0, ARM::R2, ARM::R4, ARM::R8, ARM::R10, 447 ARM::R0, ARM::R2, ARM::R12,ARM::LR, ARM::R4, ARM::R6, 453 ARM::R0, ARM::R2, ARM::R4, ARM::R6, ARM::R8, 459 ARM::R0, ARM::R2, ARM::R10,ARM::R12,ARM::LR, ARM::R4, ARM::R7, 465 ARM::R0, ARM::R2, ARM::R4, ARM::R6, ARM::R10, 471 ARM::R0, ARM::R2, ARM::R12,ARM::LR, ARM::R4, AR [all...] |
H A D | ARMFrameLowering.cpp | 164 case ARM::R4: 278 AddDefaultPred(BuildMI(MBB, MBBI, dl, TII.get(ARM::tMOVr), ARM::R4) 281 TII.get(ARM::t2BICri), ARM::R4) 282 .addReg(ARM::R4, RegState::Kill) 285 .addReg(ARM::R4, RegState::Kill)); 374 assert(MF.getRegInfo().isPhysRegUsed(ARM::R4) && 376 emitT2RegPlusImmediate(MBB, MBBI, dl, ARM::R4, FramePtr, -NumBytes, 380 .addReg(ARM::R4)); 876 // Spill R4 if Thumb2 function requires stack realignment - it will be used as 877 // scratch register. Also spill R4 i [all...] |
H A D | Thumb1FrameLowering.cpp | 88 case ARM::R4: 244 assert(MF.getRegInfo().isPhysRegUsed(ARM::R4) && 246 emitThumbRegPlusImmediate(MBB, MBBI, dl, ARM::R4, FramePtr, -NumBytes, 250 .addReg(ARM::R4));
|
/external/llvm/include/llvm/Support/ |
H A D | MathExtras.h | 223 #define R4(n) R2(n), R2(n + 2 * 16), R2(n + 1 * 16), R2(n + 3 * 16) macro 224 #define R6(n) R4(n), R4(n + 2 * 4), R4(n + 1 * 4), R4(n + 3 * 4) 227 #undef R4 macro
|
/external/swiftshader/third_party/llvm-subzero/include/llvm/Support/ |
H A D | MathExtras.h | 223 #define R4(n) R2(n), R2(n + 2 * 16), R2(n + 1 * 16), R2(n + 3 * 16) macro 224 #define R6(n) R4(n), R4(n + 2 * 4), R4(n + 1 * 4), R4(n + 3 * 4) 227 #undef R4 macro
|
/external/swiftshader/third_party/LLVM/lib/Target/PowerPC/MCTargetDesc/ |
H A D | PPCBaseInfo.h | 35 case R4 : case X4 : case F4 : case V4 : case CR4: case CR1LT: return 4;
|
/external/swiftshader/third_party/LLVM/lib/Target/ARM/MCTargetDesc/ |
H A D | ARMBaseInfo.h | 159 case R4: case S4: case D4: case Q4: return 4; 197 case R4: case R5: case R6: case R7:
|