Searched refs:TGSI_WRITEMASK_ZW (Results 1 - 18 of 18) sorted by relevance

/external/mesa3d/src/gallium/auxiliary/vl/
H A Dvl_deint_filter.c107 ureg_MOV(shader, ureg_writemask(t_tex, TGSI_WRITEMASK_ZW),
110 ureg_MOV(shader, ureg_writemask(t_tex, TGSI_WRITEMASK_ZW),
162 ureg_MOV(shader, ureg_writemask(t_tex, TGSI_WRITEMASK_ZW),
H A Dvl_matrix_filter.c115 ureg_MOV(shader, ureg_writemask(t_array[i], TGSI_WRITEMASK_ZW),
H A Dvl_median_filter.c125 ureg_MOV(shader, ureg_writemask(t_array[i], TGSI_WRITEMASK_ZW),
H A Dvl_idct.c179 ureg_MOV(shader, ureg_writemask(o_vpos, TGSI_WRITEMASK_ZW), ureg_imm1f(shader, 1.0f));
305 ureg_MOV(shader, ureg_writemask(o_vpos, TGSI_WRITEMASK_ZW), ureg_imm1f(shader, 1.0f));
H A Dvl_mc.c76 ureg_MOV(shader, ureg_writemask(o_vpos, TGSI_WRITEMASK_ZW), ureg_imm1f(shader, 1.0f));
149 ureg_MUL(shader, ureg_writemask(o_vmv[i], TGSI_WRITEMASK_ZW), mv_scale, vmv[i]);
H A Dvl_bicubic_filter.c213 ureg_MOV(shader, ureg_writemask(t_array[i], TGSI_WRITEMASK_ZW),
H A Dvl_zscan.c144 ureg_MOV(shader, ureg_writemask(o_vpos, TGSI_WRITEMASK_ZW), ureg_imm1f(shader, 1.0f));
/external/mesa3d/src/mesa/state_tracker/
H A Dst_cb_drawpixels_shader.c181 inst.Dst[0].Register.WriteMask = TGSI_WRITEMASK_ZW;
H A Dst_pbo.c504 ureg_MOV(ureg, ureg_writemask(temp1, TGSI_WRITEMASK_ZW), ureg_imm1u(ureg, 0));
H A Dst_glsl_to_tgsi.cpp6069 tgsi_usage_mask = TGSI_WRITEMASK_ZW;
6134 tgsi_usage_mask = TGSI_WRITEMASK_ZW;
/external/mesa3d/src/gallium/include/pipe/
H A Dp_shader_tokens.h94 #define TGSI_WRITEMASK_ZW 0x0C macro
/external/mesa3d/src/gallium/auxiliary/tgsi/
H A Dtgsi_exec.c3739 if ((inst->Dst[0].Register.WriteMask & TGSI_WRITEMASK_ZW) == TGSI_WRITEMASK_ZW) {
3773 if (wmask & TGSI_WRITEMASK_ZW) {
3803 if ((inst->Dst[0].Register.WriteMask & TGSI_WRITEMASK_ZW) == TGSI_WRITEMASK_ZW) {
3829 if (wmask & TGSI_WRITEMASK_ZW) {
3851 if (((inst->Dst[0].Register.WriteMask & TGSI_WRITEMASK_ZW) == TGSI_WRITEMASK_ZW)) {
3877 if (wmask & TGSI_WRITEMASK_ZW) {
4581 if ((inst->Dst[0].Register.WriteMask & TGSI_WRITEMASK_ZW)
[all...]
H A Dtgsi_lowering.c373 if (dst->Register.WriteMask & TGSI_WRITEMASK_ZW) {
378 reg_dst(&new_inst.Dst[0], dst, TGSI_WRITEMASK_ZW);
/external/mesa3d/src/gallium/drivers/nouveau/nv50/
H A Dnv50_surface.c991 mask &= ~TGSI_WRITEMASK_ZW;
/external/mesa3d/src/gallium/drivers/svga/
H A Dsvga_tgsi_insn.c3319 writemask(depth, TGSI_WRITEMASK_ZW),
H A Dsvga_tgsi_vgpu10.c4371 writemask_dst(&inst->Dst[0], TGSI_WRITEMASK_ZW);
/external/mesa3d/src/gallium/state_trackers/nine/
H A Dnine_ff.c690 ureg_MOV(ureg, ureg_writemask(input_coord, TGSI_WRITEMASK_ZW), ureg_imm4f(ureg, 0.0f, 0.0f, 0.0f, 1.0f));
/external/mesa3d/src/gallium/drivers/r600/
H A Dr600_shader.c4236 inst->Dst[0].Register.WriteMask == TGSI_WRITEMASK_ZW);
4354 inst->Dst[0].Register.WriteMask == TGSI_WRITEMASK_ZW);
4407 inst->Dst[0].Register.WriteMask == TGSI_WRITEMASK_ZW);

Completed in 210 milliseconds