Searched refs:fixups (Results 1 - 25 of 28) sorted by relevance

12

/external/llvm/test/MC/Hexagon/
H A Dpcrel.s4 # make sure the fixups emitted match what is
H A Dgot.s4 # make sure the fixups emitted match what is
/external/llvm/test/MC/Mips/
H A Dmips64eb-fixups.s3 .section .fixups,"",@progbits
27 # CHECK: Name: .fixups (12)
/external/mesa3d/src/gallium/drivers/nouveau/nvc0/
H A Dnvc0_program.h67 void *fixups; member in struct:nvc0_program
H A Dnvc0_program.c618 prog->fixups = info->bin.fixupData;
752 if (prog->fixups) {
753 nv50_ir_apply_fixups(prog->fixups, prog->code,
910 FREE(prog->fixups);
/external/dtc/libfdt/
H A Dfdt_overlay.c188 * @fixup_node: Node offset of the matching local fixups node
309 int fixups; local
311 fixups = fdt_path_offset(fdto, "/__local_fixups__");
312 if (fixups < 0) {
314 if (fixups == -FDT_ERR_NOTFOUND)
317 return fixups;
323 return overlay_update_local_node_references(fdto, 0, fixups,
396 * @property: Property offset in the overlay holding the list of fixups
497 /* We can have overlays without any fixups */
/external/llvm/test/MC/Sparc/
H A Dsparc-little-endian.s13 ! ...and that fixups are applied to the correct bytes.
/external/mesa3d/src/gallium/drivers/nouveau/nv50/
H A Dnv50_program.h111 void *fixups; /* relocation records */ member in struct:nv50_program
H A Dnv50_program.c379 prog->fixups = info->bin.relocData;
491 if (prog->fixups)
492 nv50_ir_relocate_code(prog->fixups, prog->code, prog->code_base, 0, 0);
520 FREE(p->fixups);
/external/swiftshader/third_party/LLVM/test/MC/ARM/
H A Darm-memory-instructions.s30 @ to the use of non-contiguous bit ranges for fixups in ARM. Once that's
H A Delf-movt.s17 @@ make sure that the text section fixups are sane too
/external/llvm/test/MC/ARM/
H A Darm-memory-instructions.s32 @ to the use of non-contiguous bit ranges for fixups in ARM. Once that's
H A Delf-movt.s17 @@ make sure that the text section fixups are sane too
/external/swiftshader/third_party/subzero/src/
H A DIceAssembler.h21 /// from this base class. This base class manages buffers and fixups for
198 const FixupRefList &fixups() const { return Fixups; } function in class:Ice::AssemblerBuffer
216 /// List of pool-allocated fixups relative to the current function.
306 const FixupRefList &fixups() const { return Buffer.fixups(); } function in class:Ice::Assembler
355 /// all changes to label bindings, label links, and relocation fixups are
H A DIceAssembler.cpp156 for (const AssemblerFixup *NextFixup : fixups()) {
H A DIceELFObjectWriter.cpp264 const auto &Fixups = Asm->fixups();
273 RelSection->addRelocations(OffsetInSection, Asm->fixups(), SymTab);
/external/llvm/test/MC/Mips/micromips32r6/
H A Drelocations.s6 # Check that the assembler can handle the documented syntax for fixups.
/external/llvm/test/MC/PowerPC/
H A Dppc64-fixup-apply.s7 # This checks that fixups that can be resolved within the same
H A Dppc64-localentry.s45 # Verify that fixups to local function symbols are performed only
/external/llvm/test/MC/Mips/micromips64r6/
H A Drelocations.s6 # Check that the assembler can handle the documented syntax for fixups.
/external/llvm/test/MC/Mips/mips32r6/
H A Drelocations.s6 # Check that the assembler can handle the documented syntax for fixups.
/external/llvm/test/MC/Mips/mips64r6/
H A Drelocations.s6 # Check that the assembler can handle the documented syntax for fixups.
/external/python/cpython2/Lib/logging/
H A Dconfig.py148 fixups = [] #for inter-handler references
175 fixups.append((h, target))
178 for h, t in fixups:
/external/swiftshader/third_party/subzero/unittest/AssemblerX8632/
H A DTestUtil.h757 for (const auto *Fixup : assembler()->fixups()) {
/external/swiftshader/third_party/subzero/unittest/AssemblerX8664/
H A DTestUtil.h214 // require creating fixups, which would, in turn, require creating a global
943 for (const auto *Fixup : assembler()->fixups()) {

Completed in 887 milliseconds

12