radv_cmd_buffer.c revision f4e499ec79147f4172f3669ae9dafd941aaeeb65
1f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie/* 2f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie * Copyright © 2016 Red Hat. 3f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie * Copyright © 2016 Bas Nieuwenhuizen 4f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie * 5f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie * based in part on anv driver which is: 6f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie * Copyright © 2015 Intel Corporation 7f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie * 8f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie * Permission is hereby granted, free of charge, to any person obtaining a 9f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie * copy of this software and associated documentation files (the "Software"), 10f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie * to deal in the Software without restriction, including without limitation 11f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie * the rights to use, copy, modify, merge, publish, distribute, sublicense, 12f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie * and/or sell copies of the Software, and to permit persons to whom the 13f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie * Software is furnished to do so, subject to the following conditions: 14f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie * 15f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie * The above copyright notice and this permission notice (including the next 16f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie * paragraph) shall be included in all copies or substantial portions of the 17f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie * Software. 18f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie * 19f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 20f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, 21f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL 22f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER 23f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING 24f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS 25f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie * IN THE SOFTWARE. 26f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie */ 27f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 28f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie#include "radv_private.h" 29f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie#include "radv_radeon_winsys.h" 30f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie#include "radv_cs.h" 31f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie#include "sid.h" 32f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie#include "vk_format.h" 33f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie#include "radv_meta.h" 34f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 35f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airliestatic void radv_handle_image_transition(struct radv_cmd_buffer *cmd_buffer, 36f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_image *image, 37f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkImageLayout src_layout, 38f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkImageLayout dst_layout, 39f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkImageSubresourceRange range, 40f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkImageAspectFlags pending_clears); 41f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 42f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlieconst struct radv_dynamic_state default_dynamic_state = { 43f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie .viewport = { 44f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie .count = 0, 45f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie }, 46f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie .scissor = { 47f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie .count = 0, 48f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie }, 49f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie .line_width = 1.0f, 50f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie .depth_bias = { 51f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie .bias = 0.0f, 52f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie .clamp = 0.0f, 53f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie .slope = 0.0f, 54f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie }, 55f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie .blend_constants = { 0.0f, 0.0f, 0.0f, 0.0f }, 56f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie .depth_bounds = { 57f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie .min = 0.0f, 58f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie .max = 1.0f, 59f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie }, 60f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie .stencil_compare_mask = { 61f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie .front = ~0u, 62f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie .back = ~0u, 63f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie }, 64f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie .stencil_write_mask = { 65f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie .front = ~0u, 66f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie .back = ~0u, 67f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie }, 68f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie .stencil_reference = { 69f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie .front = 0u, 70f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie .back = 0u, 71f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie }, 72f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie}; 73f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 74f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid 75f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlieradv_dynamic_state_copy(struct radv_dynamic_state *dest, 76f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie const struct radv_dynamic_state *src, 77f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t copy_mask) 78f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 79f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (copy_mask & (1 << VK_DYNAMIC_STATE_VIEWPORT)) { 80f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie dest->viewport.count = src->viewport.count; 81f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie typed_memcpy(dest->viewport.viewports, src->viewport.viewports, 82f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie src->viewport.count); 83f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 84f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 85f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (copy_mask & (1 << VK_DYNAMIC_STATE_SCISSOR)) { 86f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie dest->scissor.count = src->scissor.count; 87f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie typed_memcpy(dest->scissor.scissors, src->scissor.scissors, 88f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie src->scissor.count); 89f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 90f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 91f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (copy_mask & (1 << VK_DYNAMIC_STATE_LINE_WIDTH)) 92f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie dest->line_width = src->line_width; 93f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 94f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (copy_mask & (1 << VK_DYNAMIC_STATE_DEPTH_BIAS)) 95f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie dest->depth_bias = src->depth_bias; 96f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 97f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (copy_mask & (1 << VK_DYNAMIC_STATE_BLEND_CONSTANTS)) 98f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie typed_memcpy(dest->blend_constants, src->blend_constants, 4); 99f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 100f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (copy_mask & (1 << VK_DYNAMIC_STATE_DEPTH_BOUNDS)) 101f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie dest->depth_bounds = src->depth_bounds; 102f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 103f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (copy_mask & (1 << VK_DYNAMIC_STATE_STENCIL_COMPARE_MASK)) 104f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie dest->stencil_compare_mask = src->stencil_compare_mask; 105f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 106f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (copy_mask & (1 << VK_DYNAMIC_STATE_STENCIL_WRITE_MASK)) 107f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie dest->stencil_write_mask = src->stencil_write_mask; 108f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 109f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (copy_mask & (1 << VK_DYNAMIC_STATE_STENCIL_REFERENCE)) 110f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie dest->stencil_reference = src->stencil_reference; 111f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 112f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 113f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airliestatic VkResult radv_create_cmd_buffer( 114f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_device * device, 115f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_cmd_pool * pool, 116f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkCommandBufferLevel level, 117f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkCommandBuffer* pCommandBuffer) 118f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 119f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_cmd_buffer *cmd_buffer; 120f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkResult result; 121f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 122f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer = radv_alloc(&pool->alloc, sizeof(*cmd_buffer), 8, 123f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VK_SYSTEM_ALLOCATION_SCOPE_OBJECT); 124f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (cmd_buffer == NULL) 125f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie return vk_error(VK_ERROR_OUT_OF_HOST_MEMORY); 126f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 127f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie memset(cmd_buffer, 0, sizeof(*cmd_buffer)); 128f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->_loader_data.loaderMagic = ICD_LOADER_MAGIC; 129f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->device = device; 130f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->pool = pool; 131f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->level = level; 132f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 133f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (pool) { 134f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie list_addtail(&cmd_buffer->pool_link, &pool->cmd_buffers); 135f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } else { 136f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie /* Init the pool_link so we can safefly call list_del when we destroy 137f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie * the command buffer 138f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie */ 139f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie list_inithead(&cmd_buffer->pool_link); 140f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 141f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 142f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->cs = device->ws->cs_create(device->ws, RING_GFX); 143f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (!cmd_buffer->cs) { 144f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie result = VK_ERROR_OUT_OF_HOST_MEMORY; 145f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie goto fail; 146f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 147f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 148f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie *pCommandBuffer = radv_cmd_buffer_to_handle(cmd_buffer); 149f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 150f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->upload.offset = 0; 151f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->upload.size = 0; 152f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie list_inithead(&cmd_buffer->upload.list); 153f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 154f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie return VK_SUCCESS; 155f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 156f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airliefail: 157f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_free(&cmd_buffer->pool->alloc, cmd_buffer); 158f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 159f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie return result; 160f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 161f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 162f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airliestatic bool 163f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlieradv_cmd_buffer_resize_upload_buf(struct radv_cmd_buffer *cmd_buffer, 164f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint64_t min_needed) 165f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 166f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint64_t new_size; 167f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radeon_winsys_bo *bo; 168f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_cmd_buffer_upload *upload; 169f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_device *device = cmd_buffer->device; 170f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 171f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie new_size = MAX2(min_needed, 16 * 1024); 172f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie new_size = MAX2(new_size, 2 * cmd_buffer->upload.size); 173f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 174f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie bo = device->ws->buffer_create(device->ws, 175f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie new_size, 4096, 176f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADEON_DOMAIN_GTT, 177f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADEON_FLAG_CPU_ACCESS); 178f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 179f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (!bo) { 180f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->record_fail = true; 181f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie return false; 182f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 183f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 184f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie device->ws->cs_add_buffer(cmd_buffer->cs, bo, 8); 185f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (cmd_buffer->upload.upload_bo) { 186f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie upload = malloc(sizeof(*upload)); 187f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 188f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (!upload) { 189f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->record_fail = true; 190f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie device->ws->buffer_destroy(bo); 191f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie return false; 192f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 193f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 194f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie memcpy(upload, &cmd_buffer->upload, sizeof(*upload)); 195f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie list_add(&upload->list, &cmd_buffer->upload.list); 196f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 197f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 198f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->upload.upload_bo = bo; 199f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->upload.size = new_size; 200f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->upload.offset = 0; 201f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->upload.map = device->ws->buffer_map(cmd_buffer->upload.upload_bo); 202f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 203f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (!cmd_buffer->upload.map) { 204f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->record_fail = true; 205f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie return false; 206f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 207f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 208f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie return true; 209f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 210f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 211f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airliebool 212f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlieradv_cmd_buffer_upload_alloc(struct radv_cmd_buffer *cmd_buffer, 213f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie unsigned size, 214f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie unsigned alignment, 215f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie unsigned *out_offset, 216f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie void **ptr) 217f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 218f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint64_t offset = align(cmd_buffer->upload.offset, alignment); 219f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (offset + size > cmd_buffer->upload.size) { 220f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (!radv_cmd_buffer_resize_upload_buf(cmd_buffer, size)) 221f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie return false; 222f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie offset = 0; 223f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 224f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 225f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie *out_offset = offset; 226f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie *ptr = cmd_buffer->upload.map + offset; 227f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 228f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->upload.offset = offset + size; 229f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie return true; 230f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 231f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 232f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airliebool 233f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlieradv_cmd_buffer_upload_data(struct radv_cmd_buffer *cmd_buffer, 234f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie unsigned size, unsigned alignment, 235f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie const void *data, unsigned *out_offset) 236f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 237f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint8_t *ptr; 238f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 239f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (!radv_cmd_buffer_upload_alloc(cmd_buffer, size, alignment, 240f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie out_offset, (void **)&ptr)) 241f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie return false; 242f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 243f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (ptr) 244f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie memcpy(ptr, data, size); 245f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 246f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie return true; 247f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 248f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 249f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airliestatic void 250f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlieradv_emit_graphics_blend_state(struct radv_cmd_buffer *cmd_buffer, 251f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_pipeline *pipeline) 252f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 253f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg_seq(cmd_buffer->cs, R_028780_CB_BLEND0_CONTROL, 8); 254f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit_array(cmd_buffer->cs, pipeline->graphics.blend.cb_blend_control, 255f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 8); 256f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_028808_CB_COLOR_CONTROL, pipeline->graphics.blend.cb_color_control); 257f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_028B70_DB_ALPHA_TO_MASK, pipeline->graphics.blend.db_alpha_to_mask); 258f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 259f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 260f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airliestatic void 261f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlieradv_emit_graphics_depth_stencil_state(struct radv_cmd_buffer *cmd_buffer, 262f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_pipeline *pipeline) 263f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 264f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_depth_stencil_state *ds = &pipeline->graphics.ds; 265f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_028800_DB_DEPTH_CONTROL, ds->db_depth_control); 266f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_02842C_DB_STENCIL_CONTROL, ds->db_stencil_control); 267f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 268f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_028000_DB_RENDER_CONTROL, ds->db_render_control); 269f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_028010_DB_RENDER_OVERRIDE2, ds->db_render_override2); 270f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 271f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 272f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie/* 12.4 fixed-point */ 273f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airliestatic unsigned radv_pack_float_12p4(float x) 274f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 275f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie return x <= 0 ? 0 : 276f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie x >= 4096 ? 0xffff : x * 16; 277f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 278f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 279f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airliestatic void 280f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlieradv_update_multisample_state(struct radv_cmd_buffer *cmd_buffer, 281f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_pipeline *pipeline) 282f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 283f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie int num_samples = pipeline->graphics.ms.num_samples; 284f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_multisample_state *ms = &pipeline->graphics.ms; 285f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_pipeline *old_pipeline = cmd_buffer->state.emitted_pipeline; 286f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 287f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg_seq(cmd_buffer->cs, R_028C38_PA_SC_AA_MASK_X0Y0_X1Y0, 2); 288f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, ms->pa_sc_aa_mask[0]); 289f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, ms->pa_sc_aa_mask[1]); 290f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 291f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (old_pipeline && num_samples == old_pipeline->graphics.ms.num_samples) 292f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie return; 293f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 294f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg_seq(cmd_buffer->cs, CM_R_028BDC_PA_SC_LINE_CNTL, 2); 295f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, ms->pa_sc_line_cntl); 296f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, ms->pa_sc_aa_config); 297f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 298f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, CM_R_028804_DB_EQAA, ms->db_eqaa); 299f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, EG_R_028A4C_PA_SC_MODE_CNTL_1, ms->pa_sc_mode_cntl_1); 300f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 301f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_cayman_emit_msaa_sample_locs(cmd_buffer->cs, num_samples); 302f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 303f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t samples_offset; 304f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie void *samples_ptr; 305f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie void *src; 306f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_cmd_buffer_upload_alloc(cmd_buffer, num_samples * 4 * 2, 256, &samples_offset, 307f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie &samples_ptr); 308f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie switch (num_samples) { 309f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie case 1: 310f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie src = cmd_buffer->device->sample_locations_1x; 311f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie break; 312f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie case 2: 313f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie src = cmd_buffer->device->sample_locations_2x; 314f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie break; 315f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie case 4: 316f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie src = cmd_buffer->device->sample_locations_4x; 317f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie break; 318f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie case 8: 319f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie src = cmd_buffer->device->sample_locations_8x; 320f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie break; 321f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie case 16: 322f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie src = cmd_buffer->device->sample_locations_16x; 323f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie break; 324f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 325f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie memcpy(samples_ptr, src, num_samples * 4 * 2); 326f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 327f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint64_t va = cmd_buffer->device->ws->buffer_get_va(cmd_buffer->upload.upload_bo); 328f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie va += samples_offset; 329f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 330f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_sh_reg_seq(cmd_buffer->cs, R_00B030_SPI_SHADER_USER_DATA_PS_0 + 10 * 4, 2); 331f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, va); 332f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, va >> 32); 333f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 334f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 335f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airliestatic void 336f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlieradv_emit_graphics_raster_state(struct radv_cmd_buffer *cmd_buffer, 337f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_pipeline *pipeline) 338f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 339f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_raster_state *raster = &pipeline->graphics.raster; 340f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 341f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_028810_PA_CL_CLIP_CNTL, 342f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie raster->pa_cl_clip_cntl); 343f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 344f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_0286D4_SPI_INTERP_CONTROL_0, 345f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie raster->spi_interp_control); 346f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 347f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg_seq(cmd_buffer->cs, R_028A00_PA_SU_POINT_SIZE, 2); 348f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, 0); 349f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, S_028A04_MIN_SIZE(radv_pack_float_12p4(0)) | 350f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_028A04_MAX_SIZE(radv_pack_float_12p4(8192/2))); /* R_028A04_PA_SU_POINT_MINMAX */ 351f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 352f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_028BE4_PA_SU_VTX_CNTL, 353f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie raster->pa_su_vtx_cntl); 354f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 355f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_028814_PA_SU_SC_MODE_CNTL, 356f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie raster->pa_su_sc_mode_cntl); 357f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 358f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 359f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airliestatic void 360f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlieradv_emit_vertex_shader(struct radv_cmd_buffer *cmd_buffer, 361f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_pipeline *pipeline) 362f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 363f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radeon_winsys *ws = cmd_buffer->device->ws; 364f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_shader_variant *vs; 365f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint64_t va; 366f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie unsigned export_count; 367f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie unsigned clip_dist_mask, cull_dist_mask, total_mask; 368f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 369f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie assert (pipeline->shaders[MESA_SHADER_VERTEX]); 370f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 371f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie vs = pipeline->shaders[MESA_SHADER_VERTEX]; 372f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie va = ws->buffer_get_va(vs->bo); 373f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie ws->cs_add_buffer(cmd_buffer->cs, vs->bo, 8); 374f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 375f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie clip_dist_mask = vs->info.vs.clip_dist_mask; 376f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cull_dist_mask = vs->info.vs.cull_dist_mask; 377f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie total_mask = clip_dist_mask | cull_dist_mask; 378f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_028A40_VGT_GS_MODE, 0); 379f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_028A84_VGT_PRIMITIVEID_EN, 0); 380f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 381f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie export_count = MAX2(1, vs->info.vs.param_exports); 382f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_0286C4_SPI_VS_OUT_CONFIG, 383f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_0286C4_VS_EXPORT_COUNT(export_count - 1)); 384f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_02870C_SPI_SHADER_POS_FORMAT, 385f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_02870C_POS0_EXPORT_FORMAT(V_02870C_SPI_SHADER_4COMP) | 386f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_02870C_POS1_EXPORT_FORMAT(vs->info.vs.pos_exports > 1 ? 387f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie V_02870C_SPI_SHADER_4COMP : 388f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie V_02870C_SPI_SHADER_NONE) | 389f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_02870C_POS2_EXPORT_FORMAT(vs->info.vs.pos_exports > 2 ? 390f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie V_02870C_SPI_SHADER_4COMP : 391f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie V_02870C_SPI_SHADER_NONE) | 392f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_02870C_POS3_EXPORT_FORMAT(vs->info.vs.pos_exports > 3 ? 393f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie V_02870C_SPI_SHADER_4COMP : 394f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie V_02870C_SPI_SHADER_NONE)); 395f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 396f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_sh_reg_seq(cmd_buffer->cs, R_00B120_SPI_SHADER_PGM_LO_VS, 4); 397f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, va >> 8); 398f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, va >> 40); 399f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, vs->rsrc1); 400f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, vs->rsrc2); 401f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 402f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_028818_PA_CL_VTE_CNTL, 403f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_028818_VTX_W0_FMT(1) | 404f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_028818_VPORT_X_SCALE_ENA(1) | S_028818_VPORT_X_OFFSET_ENA(1) | 405f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_028818_VPORT_Y_SCALE_ENA(1) | S_028818_VPORT_Y_OFFSET_ENA(1) | 406f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_028818_VPORT_Z_SCALE_ENA(1) | S_028818_VPORT_Z_OFFSET_ENA(1)); 407f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 408f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_02881C_PA_CL_VS_OUT_CNTL, 409f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_02881C_USE_VTX_POINT_SIZE(vs->info.vs.writes_pointsize) | 410f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_02881C_VS_OUT_MISC_VEC_ENA(vs->info.vs.writes_pointsize) | 411f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_02881C_VS_OUT_CCDIST0_VEC_ENA((total_mask & 0x0f) != 0) | 412f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_02881C_VS_OUT_CCDIST1_VEC_ENA((total_mask & 0xf0) != 0) | 413f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie pipeline->graphics.raster.pa_cl_vs_out_cntl | 414f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cull_dist_mask << 8 | 415f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie clip_dist_mask); 416f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 417f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 418f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 419f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 420f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 421f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airliestatic void 422f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlieradv_emit_fragment_shader(struct radv_cmd_buffer *cmd_buffer, 423f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_pipeline *pipeline) 424f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 425f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radeon_winsys *ws = cmd_buffer->device->ws; 426f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_shader_variant *ps, *vs; 427f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint64_t va; 428f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie unsigned spi_baryc_cntl = S_0286E0_FRONT_FACE_ALL_BITS(1); 429f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_blend_state *blend = &pipeline->graphics.blend; 430f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie unsigned ps_offset = 0; 431f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie unsigned z_order; 432f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie assert (pipeline->shaders[MESA_SHADER_FRAGMENT]); 433f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 434f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie ps = pipeline->shaders[MESA_SHADER_FRAGMENT]; 435f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie vs = pipeline->shaders[MESA_SHADER_VERTEX]; 436f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie va = ws->buffer_get_va(ps->bo); 437f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie ws->cs_add_buffer(cmd_buffer->cs, ps->bo, 8); 438f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 439f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_sh_reg_seq(cmd_buffer->cs, R_00B020_SPI_SHADER_PGM_LO_PS, 4); 440f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, va >> 8); 441f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, va >> 40); 442f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, ps->rsrc1); 443f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, ps->rsrc2); 444f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 445f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (ps->info.fs.early_fragment_test || !ps->info.fs.writes_memory) 446f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie z_order = V_02880C_EARLY_Z_THEN_LATE_Z; 447f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie else 448f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie z_order = V_02880C_LATE_Z; 449f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 450f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 451f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_02880C_DB_SHADER_CONTROL, 452f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_02880C_Z_EXPORT_ENABLE(ps->info.fs.writes_z) | 453f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_02880C_STENCIL_TEST_VAL_EXPORT_ENABLE(ps->info.fs.writes_stencil) | 454f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_02880C_KILL_ENABLE(!!ps->info.fs.can_discard) | 455f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_02880C_Z_ORDER(z_order) | 456f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_02880C_DEPTH_BEFORE_SHADER(ps->info.fs.early_fragment_test) | 457f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_02880C_EXEC_ON_HIER_FAIL(ps->info.fs.writes_memory) | 458f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_02880C_EXEC_ON_NOOP(ps->info.fs.writes_memory)); 459f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 460f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_0286CC_SPI_PS_INPUT_ENA, 461f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie ps->config.spi_ps_input_ena); 462f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 463f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_0286D0_SPI_PS_INPUT_ADDR, 464f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie ps->config.spi_ps_input_addr); 465f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 466f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie spi_baryc_cntl |= S_0286E0_POS_FLOAT_LOCATION(2); 467f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_0286D8_SPI_PS_IN_CONTROL, 468f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_0286D8_NUM_INTERP(ps->info.fs.num_interp)); 469f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 470f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_0286E0_SPI_BARYC_CNTL, spi_baryc_cntl); 471f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 472f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_028710_SPI_SHADER_Z_FORMAT, 473f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie ps->info.fs.writes_stencil ? V_028710_SPI_SHADER_32_GR : 474f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie ps->info.fs.writes_z ? V_028710_SPI_SHADER_32_R : 475f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie V_028710_SPI_SHADER_ZERO); 476f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 477f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_028714_SPI_SHADER_COL_FORMAT, blend->spi_shader_col_format); 478f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 479f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_028238_CB_TARGET_MASK, blend->cb_target_mask); 480f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_02823C_CB_SHADER_MASK, blend->cb_shader_mask); 481f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 482f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (ps->info.fs.has_pcoord) { 483f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie unsigned val; 484f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie val = S_028644_PT_SPRITE_TEX(1) | S_028644_OFFSET(0x20); 485f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_028644_SPI_PS_INPUT_CNTL_0 + 4 * ps_offset, val); 486f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie ps_offset = 1; 487f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 488f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 489f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie for (unsigned i = 0; i < 32 && (1u << i) <= ps->info.fs.input_mask; ++i) { 490f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie unsigned vs_offset, flat_shade; 491f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie unsigned val; 492f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 493f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (!(ps->info.fs.input_mask & (1u << i))) 494f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie continue; 495f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 496f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 497f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (!(vs->info.vs.export_mask & (1u << i))) { 498f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_028644_SPI_PS_INPUT_CNTL_0 + 4 * ps_offset, 499f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_028644_OFFSET(0x20)); 500f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie ++ps_offset; 501f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie continue; 502f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 503f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 504f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie vs_offset = util_bitcount(vs->info.vs.export_mask & ((1u << i) - 1)); 505f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie flat_shade = !!(ps->info.fs.flat_shaded_mask & (1u << ps_offset)); 506f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 507f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie val = S_028644_OFFSET(vs_offset) | S_028644_FLAT_SHADE(flat_shade); 508f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_028644_SPI_PS_INPUT_CNTL_0 + 4 * ps_offset, val); 509f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie ++ps_offset; 510f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 511f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 512f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 513f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airliestatic void 514f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlieradv_emit_graphics_pipeline(struct radv_cmd_buffer *cmd_buffer, 515f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_pipeline *pipeline) 516f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 517f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (!pipeline || cmd_buffer->state.emitted_pipeline == pipeline) 518f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie return; 519f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 520f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_emit_graphics_depth_stencil_state(cmd_buffer, pipeline); 521f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_emit_graphics_blend_state(cmd_buffer, pipeline); 522f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_emit_graphics_raster_state(cmd_buffer, pipeline); 523f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_update_multisample_state(cmd_buffer, pipeline); 524f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_emit_vertex_shader(cmd_buffer, pipeline); 525f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_emit_fragment_shader(cmd_buffer, pipeline); 526f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 527f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_028A94_VGT_MULTI_PRIM_IB_RESET_EN, 528f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie pipeline->graphics.prim_restart_enable); 529f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 530f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.emitted_pipeline = pipeline; 531f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 532f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 533f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airliestatic void 534f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlieradv_emit_viewport(struct radv_cmd_buffer *cmd_buffer) 535f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 536f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie si_write_viewport(cmd_buffer->cs, 0, cmd_buffer->state.dynamic.viewport.count, 537f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.dynamic.viewport.viewports); 538f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 539f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 540f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airliestatic void 541f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlieradv_emit_scissor(struct radv_cmd_buffer *cmd_buffer) 542f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 543f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t count = cmd_buffer->state.dynamic.scissor.count; 544f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie si_write_scissors(cmd_buffer->cs, 0, count, 545f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.dynamic.scissor.scissors); 546f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_028A48_PA_SC_MODE_CNTL_0, 547f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.pipeline->graphics.ms.pa_sc_mode_cntl_0 | S_028A48_VPORT_SCISSOR_ENABLE(count ? 1 : 0)); 548f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 549f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 550f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airliestatic void 551f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlieradv_emit_fb_color_state(struct radv_cmd_buffer *cmd_buffer, 552f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie int index, 553f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_color_buffer_info *cb) 554f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 555f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie bool is_vi = cmd_buffer->device->instance->physicalDevice.rad_info.chip_class >= VI; 556f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg_seq(cmd_buffer->cs, R_028C60_CB_COLOR0_BASE + index * 0x3c, 11); 557f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, cb->cb_color_base); 558f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, cb->cb_color_pitch); 559f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, cb->cb_color_slice); 560f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, cb->cb_color_view); 561f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, cb->cb_color_info); 562f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, cb->cb_color_attrib); 563f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, cb->cb_dcc_control); 564f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, cb->cb_color_cmask); 565f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, cb->cb_color_cmask_slice); 566f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, cb->cb_color_fmask); 567f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, cb->cb_color_fmask_slice); 568f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 569f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (is_vi) { /* DCC BASE */ 570f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_028C94_CB_COLOR0_DCC_BASE + index * 0x3c, cb->cb_dcc_base); 571f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 572f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 573f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 574f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airliestatic void 575f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlieradv_emit_fb_ds_state(struct radv_cmd_buffer *cmd_buffer, 576f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_ds_buffer_info *ds, 577f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_image *image, 578f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkImageLayout layout) 579f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 580f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t db_z_info = ds->db_z_info; 581f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 582f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (!radv_layout_has_htile(image, layout)) 583f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie db_z_info &= C_028040_TILE_SURFACE_ENABLE; 584f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 585f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (!radv_layout_can_expclear(image, layout)) 586f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie db_z_info &= C_028040_ALLOW_EXPCLEAR & C_028044_ALLOW_EXPCLEAR; 587f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 588f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_028008_DB_DEPTH_VIEW, ds->db_depth_view); 589f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_028014_DB_HTILE_DATA_BASE, ds->db_htile_data_base); 590f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 591f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg_seq(cmd_buffer->cs, R_02803C_DB_DEPTH_INFO, 9); 592f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, ds->db_depth_info); /* R_02803C_DB_DEPTH_INFO */ 593f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, db_z_info); /* R_028040_DB_Z_INFO */ 594f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, ds->db_stencil_info); /* R_028044_DB_STENCIL_INFO */ 595f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, ds->db_z_read_base); /* R_028048_DB_Z_READ_BASE */ 596f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, ds->db_stencil_read_base); /* R_02804C_DB_STENCIL_READ_BASE */ 597f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, ds->db_z_write_base); /* R_028050_DB_Z_WRITE_BASE */ 598f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, ds->db_stencil_write_base); /* R_028054_DB_STENCIL_WRITE_BASE */ 599f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, ds->db_depth_size); /* R_028058_DB_DEPTH_SIZE */ 600f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, ds->db_depth_slice); /* R_02805C_DB_DEPTH_SLICE */ 601f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 602f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_028ABC_DB_HTILE_SURFACE, ds->db_htile_surface); 603f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_028B78_PA_SU_POLY_OFFSET_DB_FMT_CNTL, 604f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie ds->pa_su_poly_offset_db_fmt_cntl); 605f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 606f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 607f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie/* 608f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie * To hw resolve multisample images both src and dst need to have the same 609f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie * micro tiling mode. However we don't always know in advance when creating 610f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie * the images. This function gets called if we have a resolve attachment, 611f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie * and tests if the attachment image has the same tiling mode, then it 612f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie * checks if the generated framebuffer data has the same tiling mode, and 613f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie * updates it if not. 614f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie */ 615f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airliestatic void radv_set_optimal_micro_tile_mode(struct radv_device *device, 616f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_attachment_info *att, 617f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t micro_tile_mode) 618f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 619f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_image *image = att->attachment->image; 620f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t tile_mode_index; 621f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (image->surface.nsamples <= 1) 622f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie return; 623f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 624f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (image->surface.micro_tile_mode != micro_tile_mode) { 625f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_image_set_optimal_micro_tile_mode(device, image, micro_tile_mode); 626f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 627f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 628f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (att->cb.micro_tile_mode != micro_tile_mode) { 629f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie tile_mode_index = image->surface.tiling_index[0]; 630f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 631f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie att->cb.cb_color_attrib &= C_028C74_TILE_MODE_INDEX; 632f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie att->cb.cb_color_attrib |= S_028C74_TILE_MODE_INDEX(tile_mode_index); 633f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie att->cb.micro_tile_mode = micro_tile_mode; 634f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 635f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 636f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 637f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid 638f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlieradv_set_depth_clear_regs(struct radv_cmd_buffer *cmd_buffer, 639f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_image *image, 640f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkClearDepthStencilValue ds_clear_value, 641f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkImageAspectFlags aspects) 642f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 643f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint64_t va = cmd_buffer->device->ws->buffer_get_va(image->bo); 644f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie va += image->offset + image->clear_value_offset; 645f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie unsigned reg_offset = 0, reg_count = 0; 646f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 647f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (!image->htile.size || !aspects) 648f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie return; 649f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 650f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (aspects & VK_IMAGE_ASPECT_STENCIL_BIT) { 651f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie ++reg_count; 652f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } else { 653f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie ++reg_offset; 654f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie va += 4; 655f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 656f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (aspects & VK_IMAGE_ASPECT_DEPTH_BIT) 657f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie ++reg_count; 658f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 659f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->device->ws->cs_add_buffer(cmd_buffer->cs, image->bo, 8); 660f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 661f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, PKT3(PKT3_WRITE_DATA, 2 + reg_count, 0)); 662f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, S_370_DST_SEL(V_370_MEM_ASYNC) | 663f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_370_WR_CONFIRM(1) | 664f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_370_ENGINE_SEL(V_370_PFP)); 665f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, va); 666f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, va >> 32); 667f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (aspects & VK_IMAGE_ASPECT_STENCIL_BIT) 668f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, ds_clear_value.stencil); 669f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (aspects & VK_IMAGE_ASPECT_DEPTH_BIT) 670f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, fui(ds_clear_value.depth)); 671f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 672f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg_seq(cmd_buffer->cs, R_028028_DB_STENCIL_CLEAR + 4 * reg_offset, reg_count); 673f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (aspects & VK_IMAGE_ASPECT_STENCIL_BIT) 674f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, ds_clear_value.stencil); /* R_028028_DB_STENCIL_CLEAR */ 675f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (aspects & VK_IMAGE_ASPECT_DEPTH_BIT) 676f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, fui(ds_clear_value.depth)); /* R_02802C_DB_DEPTH_CLEAR */ 677f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 678f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 679f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airliestatic void 680f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlieradv_load_depth_clear_regs(struct radv_cmd_buffer *cmd_buffer, 681f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_image *image) 682f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 683f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint64_t va = cmd_buffer->device->ws->buffer_get_va(image->bo); 684f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie va += image->offset + image->clear_value_offset; 685f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 686f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (!image->htile.size) 687f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie return; 688f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 689f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->device->ws->cs_add_buffer(cmd_buffer->cs, image->bo, 8); 690f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 691f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, PKT3(PKT3_COPY_DATA, 4, 0)); 692f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, COPY_DATA_SRC_SEL(COPY_DATA_MEM) | 693f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie COPY_DATA_DST_SEL(COPY_DATA_REG) | 694f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie COPY_DATA_COUNT_SEL); 695f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, va); 696f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, va >> 32); 697f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, R_028028_DB_STENCIL_CLEAR >> 2); 698f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, 0); 699f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 700f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, PKT3(PKT3_PFP_SYNC_ME, 0, 0)); 701f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, 0); 702f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 703f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 704f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid 705f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlieradv_set_color_clear_regs(struct radv_cmd_buffer *cmd_buffer, 706f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_image *image, 707f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie int idx, 708f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t color_values[2]) 709f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 710f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint64_t va = cmd_buffer->device->ws->buffer_get_va(image->bo); 711f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie va += image->offset + image->clear_value_offset; 712f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 713f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (!image->cmask.size && !image->surface.dcc_size) 714f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie return; 715f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 716f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->device->ws->cs_add_buffer(cmd_buffer->cs, image->bo, 8); 717f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 718f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, PKT3(PKT3_WRITE_DATA, 4, 0)); 719f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, S_370_DST_SEL(V_370_MEM_ASYNC) | 720f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_370_WR_CONFIRM(1) | 721f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_370_ENGINE_SEL(V_370_PFP)); 722f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, va); 723f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, va >> 32); 724f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, color_values[0]); 725f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, color_values[1]); 726f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 727f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg_seq(cmd_buffer->cs, R_028C8C_CB_COLOR0_CLEAR_WORD0 + idx * 0x3c, 2); 728f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, color_values[0]); 729f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, color_values[1]); 730f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 731f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 732f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airliestatic void 733f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlieradv_load_color_clear_regs(struct radv_cmd_buffer *cmd_buffer, 734f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_image *image, 735f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie int idx) 736f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 737f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint64_t va = cmd_buffer->device->ws->buffer_get_va(image->bo); 738f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie va += image->offset + image->clear_value_offset; 739f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 740f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (!image->cmask.size && !image->surface.dcc_size) 741f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie return; 742f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 743f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t reg = R_028C8C_CB_COLOR0_CLEAR_WORD0 + idx * 0x3c; 744f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->device->ws->cs_add_buffer(cmd_buffer->cs, image->bo, 8); 745f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 746f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, PKT3(PKT3_COPY_DATA, 4, 0)); 747f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, COPY_DATA_SRC_SEL(COPY_DATA_MEM) | 748f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie COPY_DATA_DST_SEL(COPY_DATA_REG) | 749f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie COPY_DATA_COUNT_SEL); 750f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, va); 751f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, va >> 32); 752f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, reg >> 2); 753f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, 0); 754f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 755f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, PKT3(PKT3_PFP_SYNC_ME, 0, 0)); 756f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, 0); 757f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 758f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 759f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid 760f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlieradv_emit_framebuffer_state(struct radv_cmd_buffer *cmd_buffer) 761f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 762f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie int i; 763f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_framebuffer *framebuffer = cmd_buffer->state.framebuffer; 764f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie const struct radv_subpass *subpass = cmd_buffer->state.subpass; 765f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie int dst_resolve_micro_tile_mode = -1; 766f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 767f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (subpass->has_resolve) { 768f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t a = subpass->resolve_attachments[0].attachment; 769f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie const struct radv_image *image = framebuffer->attachments[a].attachment->image; 770f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie dst_resolve_micro_tile_mode = image->surface.micro_tile_mode; 771f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 772f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie for (i = 0; i < subpass->color_count; ++i) { 773f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie int idx = subpass->color_attachments[i].attachment; 774f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_attachment_info *att = &framebuffer->attachments[idx]; 775f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 776f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (dst_resolve_micro_tile_mode != -1) { 777f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_set_optimal_micro_tile_mode(cmd_buffer->device, 778f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie att, dst_resolve_micro_tile_mode); 779f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 780f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->device->ws->cs_add_buffer(cmd_buffer->cs, att->attachment->bo, 8); 781f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 782f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie assert(att->attachment->aspect_mask & VK_IMAGE_ASPECT_COLOR_BIT); 783f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_emit_fb_color_state(cmd_buffer, i, &att->cb); 784f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 785f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_load_color_clear_regs(cmd_buffer, att->attachment->image, i); 786f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 787f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 788f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie for (i = subpass->color_count; i < 8; i++) 789f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_028C70_CB_COLOR0_INFO + i * 0x3C, 790f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_028C70_FORMAT(V_028C70_COLOR_INVALID)); 791f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 792f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if(subpass->depth_stencil_attachment.attachment != VK_ATTACHMENT_UNUSED) { 793f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie int idx = subpass->depth_stencil_attachment.attachment; 794f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkImageLayout layout = subpass->depth_stencil_attachment.layout; 795f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_attachment_info *att = &framebuffer->attachments[idx]; 796f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_image *image = att->attachment->image; 797f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->device->ws->cs_add_buffer(cmd_buffer->cs, att->attachment->bo, 8); 798f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 799f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_emit_fb_ds_state(cmd_buffer, &att->ds, image, layout); 800f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 801f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (att->ds.offset_scale != cmd_buffer->state.offset_scale) { 802f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.dirty |= RADV_CMD_DIRTY_DYNAMIC_DEPTH_BIAS; 803f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.offset_scale = att->ds.offset_scale; 804f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 805f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_load_depth_clear_regs(cmd_buffer, image); 806f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } else { 807f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg_seq(cmd_buffer->cs, R_028040_DB_Z_INFO, 2); 808f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, S_028040_FORMAT(V_028040_Z_INVALID)); /* R_028040_DB_Z_INFO */ 809f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, S_028044_FORMAT(V_028044_STENCIL_INVALID)); /* R_028044_DB_STENCIL_INFO */ 810f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 811f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_028208_PA_SC_WINDOW_SCISSOR_BR, 812f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_028208_BR_X(framebuffer->width) | 813f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_028208_BR_Y(framebuffer->height)); 814f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 815f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 816f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid radv_set_db_count_control(struct radv_cmd_buffer *cmd_buffer) 817f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 818f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t db_count_control; 819f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 820f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if(!cmd_buffer->state.active_occlusion_queries) { 821f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (cmd_buffer->device->instance->physicalDevice.rad_info.chip_class >= CIK) { 822f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie db_count_control = 0; 823f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } else { 824f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie db_count_control = S_028004_ZPASS_INCREMENT_DISABLE(1); 825f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 826f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } else { 827f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (cmd_buffer->device->instance->physicalDevice.rad_info.chip_class >= CIK) { 828f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie db_count_control = S_028004_PERFECT_ZPASS_COUNTS(1) | 829f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_028004_SAMPLE_RATE(0) | /* TODO: set this to the number of samples of the current framebuffer */ 830f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_028004_ZPASS_ENABLE(1) | 831f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_028004_SLICE_EVEN_ENABLE(1) | 832f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_028004_SLICE_ODD_ENABLE(1); 833f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } else { 834f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie db_count_control = S_028004_PERFECT_ZPASS_COUNTS(1) | 835f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_028004_SAMPLE_RATE(0); /* TODO: set this to the number of samples of the current framebuffer */ 836f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 837f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 838f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 839f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_028004_DB_COUNT_CONTROL, db_count_control); 840f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 841f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 842f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airliestatic void 843f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlieradv_cmd_buffer_flush_dynamic_state(struct radv_cmd_buffer *cmd_buffer) 844f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 845f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_dynamic_state *d = &cmd_buffer->state.dynamic; 846f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 847f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (cmd_buffer->state.dirty & RADV_CMD_DIRTY_DYNAMIC_LINE_WIDTH) { 848f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie unsigned width = cmd_buffer->state.dynamic.line_width * 8; 849f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_028A08_PA_SU_LINE_CNTL, 850f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_028A08_WIDTH(CLAMP(width, 0, 0xFFF))); 851f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 852f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 853f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (cmd_buffer->state.dirty & RADV_CMD_DIRTY_DYNAMIC_BLEND_CONSTANTS) { 854f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg_seq(cmd_buffer->cs, R_028414_CB_BLEND_RED, 4); 855f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit_array(cmd_buffer->cs, (uint32_t*)d->blend_constants, 4); 856f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 857f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 858f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (cmd_buffer->state.dirty & (RADV_CMD_DIRTY_DYNAMIC_STENCIL_REFERENCE | 859f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_CMD_DIRTY_DYNAMIC_STENCIL_WRITE_MASK | 860f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_CMD_DIRTY_DYNAMIC_STENCIL_COMPARE_MASK)) { 861f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg_seq(cmd_buffer->cs, R_028430_DB_STENCILREFMASK, 2); 862f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, S_028430_STENCILTESTVAL(d->stencil_reference.front) | 863f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_028430_STENCILMASK(d->stencil_compare_mask.front) | 864f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_028430_STENCILWRITEMASK(d->stencil_write_mask.front) | 865f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_028430_STENCILOPVAL(1)); 866f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, S_028434_STENCILTESTVAL_BF(d->stencil_reference.back) | 867f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_028434_STENCILMASK_BF(d->stencil_compare_mask.back) | 868f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_028434_STENCILWRITEMASK_BF(d->stencil_write_mask.back) | 869f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_028434_STENCILOPVAL_BF(1)); 870f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 871f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 872f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (cmd_buffer->state.dirty & (RADV_CMD_DIRTY_PIPELINE | 873f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_CMD_DIRTY_DYNAMIC_DEPTH_BOUNDS)) { 874f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_028020_DB_DEPTH_BOUNDS_MIN, fui(d->depth_bounds.min)); 875f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_028024_DB_DEPTH_BOUNDS_MAX, fui(d->depth_bounds.max)); 876f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 877f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 878f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (cmd_buffer->state.dirty & (RADV_CMD_DIRTY_PIPELINE | 879f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_CMD_DIRTY_DYNAMIC_DEPTH_BIAS)) { 880f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_raster_state *raster = &cmd_buffer->state.pipeline->graphics.raster; 881f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie unsigned slope = fui(d->depth_bias.slope * 16.0f); 882f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie unsigned bias = fui(d->depth_bias.bias * cmd_buffer->state.offset_scale); 883f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 884f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (G_028814_POLY_OFFSET_FRONT_ENABLE(raster->pa_su_sc_mode_cntl)) { 885f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg_seq(cmd_buffer->cs, R_028B7C_PA_SU_POLY_OFFSET_CLAMP, 5); 886f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, fui(d->depth_bias.clamp)); /* CLAMP */ 887f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, slope); /* FRONT SCALE */ 888f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, bias); /* FRONT OFFSET */ 889f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, slope); /* BACK SCALE */ 890f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, bias); /* BACK OFFSET */ 891f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 892f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 893f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 894f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.dirty = 0; 895f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 896f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 897f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airliestatic void 898f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlieradv_flush_constants(struct radv_cmd_buffer *cmd_buffer, 899f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_pipeline_layout *layout, 900f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkShaderStageFlags stages) { 901f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie unsigned offset; 902f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie void *ptr; 903f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint64_t va; 904f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 905f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie stages &= cmd_buffer->push_constant_stages; 906f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (!stages || !layout || (!layout->push_constant_size && !layout->dynamic_offset_count)) 907f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie return; 908f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 909f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_cmd_buffer_upload_alloc(cmd_buffer, layout->push_constant_size + 910f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 16 * layout->dynamic_offset_count, 911f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 256, &offset, &ptr); 912f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 913f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie memcpy(ptr, cmd_buffer->push_constants, layout->push_constant_size); 914f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie memcpy((char*)ptr + layout->push_constant_size, cmd_buffer->dynamic_buffers, 915f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 16 * layout->dynamic_offset_count); 916f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 917f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie va = cmd_buffer->device->ws->buffer_get_va(cmd_buffer->upload.upload_bo); 918f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie va += offset; 919f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 920f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (stages & VK_SHADER_STAGE_VERTEX_BIT) { 921f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_sh_reg_seq(cmd_buffer->cs, 922f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie R_00B130_SPI_SHADER_USER_DATA_VS_0 + 8 * 4, 2); 923f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, va); 924f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, va >> 32); 925f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 926f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 927f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (stages & VK_SHADER_STAGE_FRAGMENT_BIT) { 928f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_sh_reg_seq(cmd_buffer->cs, 929f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie R_00B030_SPI_SHADER_USER_DATA_PS_0 + 8 * 4, 2); 930f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, va); 931f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, va >> 32); 932f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 933f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 934f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (stages & VK_SHADER_STAGE_COMPUTE_BIT) { 935f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_sh_reg_seq(cmd_buffer->cs, 936f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie R_00B900_COMPUTE_USER_DATA_0 + 8 * 4, 2); 937f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, va); 938f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, va >> 32); 939f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 940f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 941f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->push_constant_stages &= ~stages; 942f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 943f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 944f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airliestatic void 945f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlieradv_cmd_buffer_flush_state(struct radv_cmd_buffer *cmd_buffer) 946f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 947f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_pipeline *pipeline = cmd_buffer->state.pipeline; 948f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_device *device = cmd_buffer->device; 949f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t ia_multi_vgt_param; 950f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t ls_hs_config = 0; 951f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 952f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie unsigned cdw_max = radeon_check_space(cmd_buffer->device->ws, cmd_buffer->cs, 953f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 4096); 954f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 955f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if ((cmd_buffer->state.vertex_descriptors_dirty || cmd_buffer->state.vb_dirty) && 956f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.pipeline->num_vertex_attribs) { 957f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie unsigned vb_offset; 958f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie void *vb_ptr; 959f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t i = 0; 960f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t num_attribs = cmd_buffer->state.pipeline->num_vertex_attribs; 961f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint64_t va; 962f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 963f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie /* allocate some descriptor state for vertex buffers */ 964f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_cmd_buffer_upload_alloc(cmd_buffer, num_attribs * 16, 256, 965f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie &vb_offset, &vb_ptr); 966f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 967f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie for (i = 0; i < num_attribs; i++) { 968f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t *desc = &((uint32_t *)vb_ptr)[i * 4]; 969f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t offset; 970f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie int vb = cmd_buffer->state.pipeline->va_binding[i]; 971f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_buffer *buffer = cmd_buffer->state.vertex_bindings[vb].buffer; 972f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t stride = cmd_buffer->state.pipeline->binding_stride[vb]; 973f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 974f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie device->ws->cs_add_buffer(cmd_buffer->cs, buffer->bo, 8); 975f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie va = device->ws->buffer_get_va(buffer->bo); 976f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 977f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie offset = cmd_buffer->state.vertex_bindings[vb].offset + cmd_buffer->state.pipeline->va_offset[i]; 978f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie va += offset + buffer->offset; 979f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie desc[0] = va; 980f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie desc[1] = S_008F04_BASE_ADDRESS_HI(va >> 32) | S_008F04_STRIDE(stride); 981f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (cmd_buffer->device->instance->physicalDevice.rad_info.chip_class <= CIK && stride) 982f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie desc[2] = (buffer->size - offset - cmd_buffer->state.pipeline->va_format_size[i]) / stride + 1; 983f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie else 984f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie desc[2] = buffer->size - offset; 985f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie desc[3] = cmd_buffer->state.pipeline->va_rsrc_word3[i]; 986f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 987f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 988f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie va = device->ws->buffer_get_va(cmd_buffer->upload.upload_bo); 989f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie va += vb_offset; 990f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_sh_reg_seq(cmd_buffer->cs, 991f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie R_00B130_SPI_SHADER_USER_DATA_VS_0 + 10 * 4, 2); 992f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, va); 993f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, va >> 32); 994f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 995f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 996f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 997f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.vertex_descriptors_dirty = false; 998f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.vb_dirty = 0; 999f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (cmd_buffer->state.dirty & RADV_CMD_DIRTY_PIPELINE) 1000f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_emit_graphics_pipeline(cmd_buffer, pipeline); 1001f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1002f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (cmd_buffer->state.dirty & RADV_CMD_DIRTY_RENDER_TARGETS) 1003f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_emit_framebuffer_state(cmd_buffer); 1004f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1005f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (cmd_buffer->state.dirty & (RADV_CMD_DIRTY_DYNAMIC_VIEWPORT)) 1006f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_emit_viewport(cmd_buffer); 1007f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1008f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (cmd_buffer->state.dirty & (RADV_CMD_DIRTY_DYNAMIC_SCISSOR)) 1009f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_emit_scissor(cmd_buffer); 1010f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1011f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (cmd_buffer->state.dirty & RADV_CMD_DIRTY_PIPELINE) { 1012f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_028B54_VGT_SHADER_STAGES_EN, 0); 1013f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie ia_multi_vgt_param = si_get_ia_multi_vgt_param(cmd_buffer); 1014f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1015f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (cmd_buffer->device->instance->physicalDevice.rad_info.chip_class >= CIK) { 1016f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg_idx(cmd_buffer->cs, R_028AA8_IA_MULTI_VGT_PARAM, 1, ia_multi_vgt_param); 1017f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg_idx(cmd_buffer->cs, R_028B58_VGT_LS_HS_CONFIG, 2, ls_hs_config); 1018f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_uconfig_reg_idx(cmd_buffer->cs, R_030908_VGT_PRIMITIVE_TYPE, 1, cmd_buffer->state.pipeline->graphics.prim); 1019f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } else { 1020f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_config_reg(cmd_buffer->cs, R_008958_VGT_PRIMITIVE_TYPE, cmd_buffer->state.pipeline->graphics.prim); 1021f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_028AA8_IA_MULTI_VGT_PARAM, ia_multi_vgt_param); 1022f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_028B58_VGT_LS_HS_CONFIG, ls_hs_config); 1023f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 1024f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_028A6C_VGT_GS_OUT_PRIM_TYPE, cmd_buffer->state.pipeline->graphics.gs_out); 1025f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 1026f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1027f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_cmd_buffer_flush_dynamic_state(cmd_buffer); 1028f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1029f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_flush_constants(cmd_buffer, cmd_buffer->state.pipeline->layout, 1030f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VK_SHADER_STAGE_ALL_GRAPHICS); 1031f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1032f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie assert(cmd_buffer->cs->cdw <= cdw_max); 1033f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1034f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie si_emit_cache_flush(cmd_buffer); 1035f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1036f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1037f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airliestatic void radv_stage_flush(struct radv_cmd_buffer *cmd_buffer, 1038f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkPipelineStageFlags src_stage_mask) 1039f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1040f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (src_stage_mask & (VK_PIPELINE_STAGE_COMPUTE_SHADER_BIT | 1041f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VK_PIPELINE_STAGE_TRANSFER_BIT | 1042f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VK_PIPELINE_STAGE_BOTTOM_OF_PIPE_BIT | 1043f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VK_PIPELINE_STAGE_ALL_COMMANDS_BIT)) { 1044f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.flush_bits |= RADV_CMD_FLAG_CS_PARTIAL_FLUSH; 1045f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 1046f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1047f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (src_stage_mask & (VK_PIPELINE_STAGE_TESSELLATION_CONTROL_SHADER_BIT | 1048f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VK_PIPELINE_STAGE_TESSELLATION_EVALUATION_SHADER_BIT | 1049f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VK_PIPELINE_STAGE_GEOMETRY_SHADER_BIT | 1050f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VK_PIPELINE_STAGE_FRAGMENT_SHADER_BIT | 1051f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VK_PIPELINE_STAGE_EARLY_FRAGMENT_TESTS_BIT | 1052f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VK_PIPELINE_STAGE_LATE_FRAGMENT_TESTS_BIT | 1053f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VK_PIPELINE_STAGE_COLOR_ATTACHMENT_OUTPUT_BIT | 1054f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VK_PIPELINE_STAGE_TRANSFER_BIT | 1055f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VK_PIPELINE_STAGE_BOTTOM_OF_PIPE_BIT | 1056f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VK_PIPELINE_STAGE_ALL_GRAPHICS_BIT | 1057f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VK_PIPELINE_STAGE_ALL_COMMANDS_BIT)) { 1058f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.flush_bits |= RADV_CMD_FLAG_PS_PARTIAL_FLUSH; 1059f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } else if (src_stage_mask & (VK_PIPELINE_STAGE_TOP_OF_PIPE_BIT | 1060f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VK_PIPELINE_STAGE_DRAW_INDIRECT_BIT | 1061f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VK_PIPELINE_STAGE_VERTEX_INPUT_BIT | 1062f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VK_PIPELINE_STAGE_VERTEX_SHADER_BIT)) { 1063f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.flush_bits |= RADV_CMD_FLAG_VS_PARTIAL_FLUSH; 1064f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 1065f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1066f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1067f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airliestatic void radv_subpass_barrier(struct radv_cmd_buffer *cmd_buffer, const struct radv_subpass_barrier *barrier) 1068f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1069f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_stage_flush(cmd_buffer, barrier->src_stage_mask); 1070f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1071f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie /* TODO: actual cache flushes */ 1072f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1073f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1074f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airliestatic void radv_handle_subpass_image_transition(struct radv_cmd_buffer *cmd_buffer, 1075f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkAttachmentReference att) 1076f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1077f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie unsigned idx = att.attachment; 1078f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_image_view *view = cmd_buffer->state.framebuffer->attachments[idx].attachment; 1079f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkImageSubresourceRange range; 1080f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie range.aspectMask = 0; 1081f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie range.baseMipLevel = view->base_mip; 1082f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie range.levelCount = 1; 1083f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie range.baseArrayLayer = view->base_layer; 1084f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie range.layerCount = cmd_buffer->state.framebuffer->layers; 1085f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1086f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_handle_image_transition(cmd_buffer, 1087f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie view->image, 1088f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.attachments[idx].current_layout, 1089f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie att.layout, range, 1090f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.attachments[idx].pending_clear_aspects); 1091f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1092f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.attachments[idx].current_layout = att.layout; 1093f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1094f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1095f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1096f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1097f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid 1098f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlieradv_cmd_buffer_set_subpass(struct radv_cmd_buffer *cmd_buffer, 1099f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie const struct radv_subpass *subpass, bool transitions) 1100f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1101f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (transitions) { 1102f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_subpass_barrier(cmd_buffer, &subpass->start_barrier); 1103f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1104f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie for (unsigned i = 0; i < subpass->color_count; ++i) { 1105f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_handle_subpass_image_transition(cmd_buffer, 1106f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie subpass->color_attachments[i]); 1107f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 1108f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1109f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie for (unsigned i = 0; i < subpass->input_count; ++i) { 1110f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_handle_subpass_image_transition(cmd_buffer, 1111f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie subpass->input_attachments[i]); 1112f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 1113f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1114f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (subpass->depth_stencil_attachment.attachment != VK_ATTACHMENT_UNUSED) { 1115f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_handle_subpass_image_transition(cmd_buffer, 1116f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie subpass->depth_stencil_attachment); 1117f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 1118f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 1119f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1120f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.subpass = subpass; 1121f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1122f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.dirty |= RADV_CMD_DIRTY_RENDER_TARGETS; 1123f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1124f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1125f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airliestatic void 1126f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlieradv_cmd_state_setup_attachments(struct radv_cmd_buffer *cmd_buffer, 1127f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_render_pass *pass, 1128f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie const VkRenderPassBeginInfo *info) 1129f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1130f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_cmd_state *state = &cmd_buffer->state; 1131f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1132f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (pass->attachment_count == 0) { 1133f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie state->attachments = NULL; 1134f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie return; 1135f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 1136f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1137f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie state->attachments = radv_alloc(&cmd_buffer->pool->alloc, 1138f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie pass->attachment_count * 1139f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie sizeof(state->attachments[0]), 1140f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 8, VK_SYSTEM_ALLOCATION_SCOPE_OBJECT); 1141f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (state->attachments == NULL) { 1142f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie /* FIXME: Propagate VK_ERROR_OUT_OF_HOST_MEMORY to vkEndCommandBuffer */ 1143f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie abort(); 1144f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 1145f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1146f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie for (uint32_t i = 0; i < pass->attachment_count; ++i) { 1147f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_render_pass_attachment *att = &pass->attachments[i]; 1148f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkImageAspectFlags att_aspects = vk_format_aspects(att->format); 1149f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkImageAspectFlags clear_aspects = 0; 1150f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1151f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (att_aspects == VK_IMAGE_ASPECT_COLOR_BIT) { 1152f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie /* color attachment */ 1153f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (att->load_op == VK_ATTACHMENT_LOAD_OP_CLEAR) { 1154f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie clear_aspects |= VK_IMAGE_ASPECT_COLOR_BIT; 1155f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 1156f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } else { 1157f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie /* depthstencil attachment */ 1158f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if ((att_aspects & VK_IMAGE_ASPECT_DEPTH_BIT) && 1159f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie att->load_op == VK_ATTACHMENT_LOAD_OP_CLEAR) { 1160f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie clear_aspects |= VK_IMAGE_ASPECT_DEPTH_BIT; 1161f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 1162f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if ((att_aspects & VK_IMAGE_ASPECT_STENCIL_BIT) && 1163f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie att->stencil_load_op == VK_ATTACHMENT_LOAD_OP_CLEAR) { 1164f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie clear_aspects |= VK_IMAGE_ASPECT_STENCIL_BIT; 1165f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 1166f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 1167f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1168f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie state->attachments[i].pending_clear_aspects = clear_aspects; 1169f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (clear_aspects && info) { 1170f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie assert(info->clearValueCount > i); 1171f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie state->attachments[i].clear_value = info->pClearValues[i]; 1172f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 1173f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1174f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie state->attachments[i].current_layout = att->initial_layout; 1175f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 1176f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1177f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1178f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave AirlieVkResult radv_AllocateCommandBuffers( 1179f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkDevice _device, 1180f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie const VkCommandBufferAllocateInfo *pAllocateInfo, 1181f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkCommandBuffer *pCommandBuffers) 1182f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1183f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_device, device, _device); 1184f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_cmd_pool, pool, pAllocateInfo->commandPool); 1185f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1186f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkResult result = VK_SUCCESS; 1187f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t i; 1188f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1189f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie for (i = 0; i < pAllocateInfo->commandBufferCount; i++) { 1190f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie result = radv_create_cmd_buffer(device, pool, pAllocateInfo->level, 1191f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie &pCommandBuffers[i]); 1192f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (result != VK_SUCCESS) 1193f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie break; 1194f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 1195f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1196f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (result != VK_SUCCESS) 1197f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_FreeCommandBuffers(_device, pAllocateInfo->commandPool, 1198f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie i, pCommandBuffers); 1199f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1200f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie return result; 1201f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1202f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1203f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airliestatic void 1204f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlieradv_cmd_buffer_destroy(struct radv_cmd_buffer *cmd_buffer) 1205f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1206f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie list_del(&cmd_buffer->pool_link); 1207f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1208f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie list_for_each_entry_safe(struct radv_cmd_buffer_upload, up, 1209f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie &cmd_buffer->upload.list, list) { 1210f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->device->ws->buffer_destroy(up->upload_bo); 1211f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie list_del(&up->list); 1212f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie free(up); 1213f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 1214f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1215f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (cmd_buffer->upload.upload_bo) 1216f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->device->ws->buffer_destroy(cmd_buffer->upload.upload_bo); 1217f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->device->ws->cs_destroy(cmd_buffer->cs); 1218f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_free(&cmd_buffer->pool->alloc, cmd_buffer); 1219f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1220f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1221f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid radv_FreeCommandBuffers( 1222f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkDevice device, 1223f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkCommandPool commandPool, 1224f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t commandBufferCount, 1225f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie const VkCommandBuffer *pCommandBuffers) 1226f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1227f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie for (uint32_t i = 0; i < commandBufferCount; i++) { 1228f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, pCommandBuffers[i]); 1229f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1230f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (cmd_buffer) 1231f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_cmd_buffer_destroy(cmd_buffer); 1232f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 1233f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1234f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1235f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airliestatic void radv_reset_cmd_buffer(struct radv_cmd_buffer *cmd_buffer) 1236f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1237f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1238f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->device->ws->cs_reset(cmd_buffer->cs); 1239f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1240f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie list_for_each_entry_safe(struct radv_cmd_buffer_upload, up, 1241f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie &cmd_buffer->upload.list, list) { 1242f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->device->ws->buffer_destroy(up->upload_bo); 1243f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie list_del(&up->list); 1244f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie free(up); 1245f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 1246f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1247f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (cmd_buffer->upload.upload_bo) 1248f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->device->ws->cs_add_buffer(cmd_buffer->cs, 1249f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->upload.upload_bo, 8); 1250f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->upload.offset = 0; 1251f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1252f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->record_fail = false; 1253f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1254f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1255f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave AirlieVkResult radv_ResetCommandBuffer( 1256f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkCommandBuffer commandBuffer, 1257f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkCommandBufferResetFlags flags) 1258f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1259f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer); 1260f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_reset_cmd_buffer(cmd_buffer); 1261f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie return VK_SUCCESS; 1262f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1263f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1264f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave AirlieVkResult radv_BeginCommandBuffer( 1265f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkCommandBuffer commandBuffer, 1266f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie const VkCommandBufferBeginInfo *pBeginInfo) 1267f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1268f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer); 1269f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_reset_cmd_buffer(cmd_buffer); 1270f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1271f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie memset(&cmd_buffer->state, 0, sizeof(cmd_buffer->state)); 1272f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1273f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie /* setup initial configuration into command buffer */ 1274f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (cmd_buffer->level == VK_COMMAND_BUFFER_LEVEL_PRIMARY) { 1275f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie /* Flush read caches at the beginning of CS not flushed by the kernel. */ 1276f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.flush_bits |= RADV_CMD_FLAG_INV_ICACHE | 1277f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_CMD_FLAG_PS_PARTIAL_FLUSH | 1278f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_CMD_FLAG_CS_PARTIAL_FLUSH | 1279f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_CMD_FLAG_INV_VMEM_L1 | 1280f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_CMD_FLAG_INV_SMEM_L1 | 1281f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_CMD_FLUSH_AND_INV_FRAMEBUFFER | 1282f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_CMD_FLAG_INV_GLOBAL_L2; 1283f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie si_init_config(&cmd_buffer->device->instance->physicalDevice, cmd_buffer); 1284f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_set_db_count_control(cmd_buffer); 1285f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie si_emit_cache_flush(cmd_buffer); 1286f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 1287f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1288f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (pBeginInfo->flags & VK_COMMAND_BUFFER_USAGE_RENDER_PASS_CONTINUE_BIT) { 1289f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.framebuffer = radv_framebuffer_from_handle(pBeginInfo->pInheritanceInfo->framebuffer); 1290f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.pass = radv_render_pass_from_handle(pBeginInfo->pInheritanceInfo->renderPass); 1291f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1292f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_subpass *subpass = 1293f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie &cmd_buffer->state.pass->subpasses[pBeginInfo->pInheritanceInfo->subpass]; 1294f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1295f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_cmd_state_setup_attachments(cmd_buffer, cmd_buffer->state.pass, NULL); 1296f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_cmd_buffer_set_subpass(cmd_buffer, subpass, false); 1297f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 1298f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1299f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie return VK_SUCCESS; 1300f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1301f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1302f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid radv_CmdBindVertexBuffers( 1303f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkCommandBuffer commandBuffer, 1304f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t firstBinding, 1305f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t bindingCount, 1306f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie const VkBuffer* pBuffers, 1307f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie const VkDeviceSize* pOffsets) 1308f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1309f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer); 1310f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_vertex_binding *vb = cmd_buffer->state.vertex_bindings; 1311f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1312f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie /* We have to defer setting up vertex buffer since we need the buffer 1313f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie * stride from the pipeline. */ 1314f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1315f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie assert(firstBinding + bindingCount < MAX_VBS); 1316f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie for (uint32_t i = 0; i < bindingCount; i++) { 1317f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie vb[firstBinding + i].buffer = radv_buffer_from_handle(pBuffers[i]); 1318f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie vb[firstBinding + i].offset = pOffsets[i]; 1319f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.vb_dirty |= 1 << (firstBinding + i); 1320f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 1321f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1322f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1323f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid radv_CmdBindIndexBuffer( 1324f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkCommandBuffer commandBuffer, 1325f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkBuffer buffer, 1326f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkDeviceSize offset, 1327f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkIndexType indexType) 1328f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1329f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer); 1330f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1331f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.index_buffer = radv_buffer_from_handle(buffer); 1332f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.index_offset = offset; 1333f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.index_type = indexType; /* vk matches hw */ 1334f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.dirty |= RADV_CMD_DIRTY_INDEX_BUFFER; 1335f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->device->ws->cs_add_buffer(cmd_buffer->cs, cmd_buffer->state.index_buffer->bo, 8); 1336f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1337f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1338f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1339f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid radv_bind_descriptor_set(struct radv_cmd_buffer *cmd_buffer, 1340f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_descriptor_set *set, 1341f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie unsigned idx) 1342f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1343f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radeon_winsys *ws = cmd_buffer->device->ws; 1344f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1345f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.descriptors[idx] = set; 1346f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1347f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (!set) 1348f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie return; 1349f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1350f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie for (unsigned j = 0; j < set->layout->buffer_count; ++j) 1351f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (set->descriptors[j]) 1352f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie ws->cs_add_buffer(cmd_buffer->cs, set->descriptors[j], 7); 1353f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1354f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_sh_reg_seq(cmd_buffer->cs, 1355f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie R_00B030_SPI_SHADER_USER_DATA_PS_0 + 8 * idx, 2); 1356f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, set->va); 1357f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, set->va >> 32); 1358f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1359f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_sh_reg_seq(cmd_buffer->cs, 1360f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie R_00B130_SPI_SHADER_USER_DATA_VS_0 + 8 * idx, 2); 1361f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, set->va); 1362f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, set->va >> 32); 1363f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1364f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_sh_reg_seq(cmd_buffer->cs, 1365f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie R_00B900_COMPUTE_USER_DATA_0 + 8 * idx, 2); 1366f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, set->va); 1367f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, set->va >> 32); 1368f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1369f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if(set->bo) 1370f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie ws->cs_add_buffer(cmd_buffer->cs, set->bo, 8); 1371f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1372f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1373f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid radv_CmdBindDescriptorSets( 1374f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkCommandBuffer commandBuffer, 1375f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkPipelineBindPoint pipelineBindPoint, 1376f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkPipelineLayout _layout, 1377f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t firstSet, 1378f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t descriptorSetCount, 1379f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie const VkDescriptorSet* pDescriptorSets, 1380f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t dynamicOffsetCount, 1381f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie const uint32_t* pDynamicOffsets) 1382f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1383f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer); 1384f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_pipeline_layout, layout, _layout); 1385f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie unsigned dyn_idx = 0; 1386f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1387f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie unsigned cdw_max = radeon_check_space(cmd_buffer->device->ws, cmd_buffer->cs, 1388f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie MAX_SETS * 4 * 6); 1389f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1390f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie for (unsigned i = 0; i < descriptorSetCount; ++i) { 1391f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie unsigned idx = i + firstSet; 1392f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_descriptor_set, set, pDescriptorSets[i]); 1393f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_bind_descriptor_set(cmd_buffer, set, idx); 1394f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1395f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie for(unsigned j = 0; j < set->layout->dynamic_offset_count; ++j, ++dyn_idx) { 1396f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie unsigned idx = j + layout->set[i].dynamic_offset_start; 1397f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t *dst = cmd_buffer->dynamic_buffers + idx * 4; 1398f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie assert(dyn_idx < dynamicOffsetCount); 1399f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1400f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_descriptor_range *range = set->dynamic_descriptors + j; 1401f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint64_t va = range->va + pDynamicOffsets[dyn_idx]; 1402f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie dst[0] = va; 1403f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie dst[1] = S_008F04_BASE_ADDRESS_HI(va >> 32); 1404f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie dst[2] = range->size; 1405f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie dst[3] = S_008F0C_DST_SEL_X(V_008F0C_SQ_SEL_X) | 1406f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_008F0C_DST_SEL_Y(V_008F0C_SQ_SEL_Y) | 1407f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_008F0C_DST_SEL_Z(V_008F0C_SQ_SEL_Z) | 1408f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_008F0C_DST_SEL_W(V_008F0C_SQ_SEL_W) | 1409f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_008F0C_NUM_FORMAT(V_008F0C_BUF_NUM_FORMAT_FLOAT) | 1410f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_008F0C_DATA_FORMAT(V_008F0C_BUF_DATA_FORMAT_32); 1411f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->push_constant_stages |= 1412f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie set->layout->dynamic_shader_stages; 1413f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 1414f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 1415f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1416f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie assert(cmd_buffer->cs->cdw <= cdw_max); 1417f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1418f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1419f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid radv_CmdPushConstants(VkCommandBuffer commandBuffer, 1420f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkPipelineLayout layout, 1421f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkShaderStageFlags stageFlags, 1422f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t offset, 1423f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t size, 1424f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie const void* pValues) 1425f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1426f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer); 1427f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie memcpy(cmd_buffer->push_constants + offset, pValues, size); 1428f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->push_constant_stages |= stageFlags; 1429f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1430f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1431f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave AirlieVkResult radv_EndCommandBuffer( 1432f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkCommandBuffer commandBuffer) 1433f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1434f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer); 1435f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1436f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie si_emit_cache_flush(cmd_buffer); 1437f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (!cmd_buffer->device->ws->cs_finalize(cmd_buffer->cs) || 1438f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->record_fail) 1439f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie return VK_ERROR_OUT_OF_DEVICE_MEMORY; 1440f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie return VK_SUCCESS; 1441f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1442f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1443f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airliestatic void 1444f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlieradv_emit_compute_pipeline(struct radv_cmd_buffer *cmd_buffer) 1445f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1446f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radeon_winsys *ws = cmd_buffer->device->ws; 1447f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_shader_variant *compute_shader; 1448f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_pipeline *pipeline = cmd_buffer->state.compute_pipeline; 1449f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint64_t va; 1450f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1451f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (!pipeline || pipeline == cmd_buffer->state.emitted_compute_pipeline) 1452f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie return; 1453f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1454f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.emitted_compute_pipeline = pipeline; 1455f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1456f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie compute_shader = pipeline->shaders[MESA_SHADER_COMPUTE]; 1457f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie va = ws->buffer_get_va(compute_shader->bo); 1458f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1459f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie ws->cs_add_buffer(cmd_buffer->cs, compute_shader->bo, 8); 1460f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1461f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie unsigned cdw_max = radeon_check_space(cmd_buffer->device->ws, cmd_buffer->cs, 16); 1462f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1463f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_sh_reg_seq(cmd_buffer->cs, R_00B830_COMPUTE_PGM_LO, 2); 1464f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, va >> 8); 1465f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, va >> 40); 1466f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1467f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_sh_reg_seq(cmd_buffer->cs, R_00B848_COMPUTE_PGM_RSRC1, 2); 1468f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, compute_shader->rsrc1); 1469f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, compute_shader->rsrc2); 1470f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1471f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie /* change these once we have scratch support */ 1472f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_sh_reg(cmd_buffer->cs, R_00B860_COMPUTE_TMPRING_SIZE, 1473f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_00B860_WAVES(32) | S_00B860_WAVESIZE(0)); 1474f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1475f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_sh_reg_seq(cmd_buffer->cs, R_00B81C_COMPUTE_NUM_THREAD_X, 3); 1476f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, 1477f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_00B81C_NUM_THREAD_FULL(compute_shader->info.cs.block_size[0])); 1478f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, 1479f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_00B81C_NUM_THREAD_FULL(compute_shader->info.cs.block_size[1])); 1480f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, 1481f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_00B81C_NUM_THREAD_FULL(compute_shader->info.cs.block_size[2])); 1482f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1483f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie assert(cmd_buffer->cs->cdw <= cdw_max); 1484f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1485f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1486f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1487f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid radv_CmdBindPipeline( 1488f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkCommandBuffer commandBuffer, 1489f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkPipelineBindPoint pipelineBindPoint, 1490f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkPipeline _pipeline) 1491f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1492f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer); 1493f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_pipeline, pipeline, _pipeline); 1494f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1495f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie switch (pipelineBindPoint) { 1496f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie case VK_PIPELINE_BIND_POINT_COMPUTE: 1497f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.compute_pipeline = pipeline; 1498f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->push_constant_stages |= VK_SHADER_STAGE_COMPUTE_BIT; 1499f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie break; 1500f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie case VK_PIPELINE_BIND_POINT_GRAPHICS: 1501f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.pipeline = pipeline; 1502f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.vertex_descriptors_dirty = true; 1503f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.dirty |= RADV_CMD_DIRTY_PIPELINE; 1504f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->push_constant_stages |= pipeline->active_stages; 1505f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1506f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie /* Apply the dynamic state from the pipeline */ 1507f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.dirty |= pipeline->dynamic_state_mask; 1508f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_dynamic_state_copy(&cmd_buffer->state.dynamic, 1509f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie &pipeline->dynamic_state, 1510f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie pipeline->dynamic_state_mask); 1511f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie break; 1512f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie default: 1513f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie assert(!"invalid bind point"); 1514f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie break; 1515f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 1516f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1517f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1518f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid radv_CmdSetViewport( 1519f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkCommandBuffer commandBuffer, 1520f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t firstViewport, 1521f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t viewportCount, 1522f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie const VkViewport* pViewports) 1523f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1524f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer); 1525f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1526f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie const uint32_t total_count = firstViewport + viewportCount; 1527f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (cmd_buffer->state.dynamic.viewport.count < total_count) 1528f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.dynamic.viewport.count = total_count; 1529f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1530f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie memcpy(cmd_buffer->state.dynamic.viewport.viewports + firstViewport, 1531f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie pViewports, viewportCount * sizeof(*pViewports)); 1532f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1533f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.dirty |= RADV_CMD_DIRTY_DYNAMIC_VIEWPORT; 1534f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1535f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1536f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid radv_CmdSetScissor( 1537f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkCommandBuffer commandBuffer, 1538f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t firstScissor, 1539f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t scissorCount, 1540f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie const VkRect2D* pScissors) 1541f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1542f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer); 1543f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1544f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie const uint32_t total_count = firstScissor + scissorCount; 1545f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (cmd_buffer->state.dynamic.scissor.count < total_count) 1546f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.dynamic.scissor.count = total_count; 1547f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1548f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie memcpy(cmd_buffer->state.dynamic.scissor.scissors + firstScissor, 1549f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie pScissors, scissorCount * sizeof(*pScissors)); 1550f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.dirty |= RADV_CMD_DIRTY_DYNAMIC_SCISSOR; 1551f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1552f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1553f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid radv_CmdSetLineWidth( 1554f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkCommandBuffer commandBuffer, 1555f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie float lineWidth) 1556f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1557f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer); 1558f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.dynamic.line_width = lineWidth; 1559f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.dirty |= RADV_CMD_DIRTY_DYNAMIC_LINE_WIDTH; 1560f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1561f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1562f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid radv_CmdSetDepthBias( 1563f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkCommandBuffer commandBuffer, 1564f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie float depthBiasConstantFactor, 1565f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie float depthBiasClamp, 1566f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie float depthBiasSlopeFactor) 1567f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1568f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer); 1569f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1570f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.dynamic.depth_bias.bias = depthBiasConstantFactor; 1571f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.dynamic.depth_bias.clamp = depthBiasClamp; 1572f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.dynamic.depth_bias.slope = depthBiasSlopeFactor; 1573f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1574f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.dirty |= RADV_CMD_DIRTY_DYNAMIC_DEPTH_BIAS; 1575f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1576f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1577f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid radv_CmdSetBlendConstants( 1578f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkCommandBuffer commandBuffer, 1579f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie const float blendConstants[4]) 1580f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1581f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer); 1582f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1583f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie memcpy(cmd_buffer->state.dynamic.blend_constants, 1584f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie blendConstants, sizeof(float) * 4); 1585f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1586f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.dirty |= RADV_CMD_DIRTY_DYNAMIC_BLEND_CONSTANTS; 1587f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1588f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1589f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid radv_CmdSetDepthBounds( 1590f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkCommandBuffer commandBuffer, 1591f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie float minDepthBounds, 1592f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie float maxDepthBounds) 1593f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1594f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer); 1595f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1596f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.dynamic.depth_bounds.min = minDepthBounds; 1597f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.dynamic.depth_bounds.max = maxDepthBounds; 1598f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1599f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.dirty |= RADV_CMD_DIRTY_DYNAMIC_DEPTH_BOUNDS; 1600f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1601f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1602f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid radv_CmdSetStencilCompareMask( 1603f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkCommandBuffer commandBuffer, 1604f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkStencilFaceFlags faceMask, 1605f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t compareMask) 1606f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1607f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer); 1608f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1609f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (faceMask & VK_STENCIL_FACE_FRONT_BIT) 1610f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.dynamic.stencil_compare_mask.front = compareMask; 1611f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (faceMask & VK_STENCIL_FACE_BACK_BIT) 1612f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.dynamic.stencil_compare_mask.back = compareMask; 1613f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1614f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.dirty |= RADV_CMD_DIRTY_DYNAMIC_STENCIL_COMPARE_MASK; 1615f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1616f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1617f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid radv_CmdSetStencilWriteMask( 1618f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkCommandBuffer commandBuffer, 1619f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkStencilFaceFlags faceMask, 1620f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t writeMask) 1621f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1622f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer); 1623f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1624f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (faceMask & VK_STENCIL_FACE_FRONT_BIT) 1625f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.dynamic.stencil_write_mask.front = writeMask; 1626f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (faceMask & VK_STENCIL_FACE_BACK_BIT) 1627f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.dynamic.stencil_write_mask.back = writeMask; 1628f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1629f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.dirty |= RADV_CMD_DIRTY_DYNAMIC_STENCIL_WRITE_MASK; 1630f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1631f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1632f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid radv_CmdSetStencilReference( 1633f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkCommandBuffer commandBuffer, 1634f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkStencilFaceFlags faceMask, 1635f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t reference) 1636f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1637f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer); 1638f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1639f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (faceMask & VK_STENCIL_FACE_FRONT_BIT) 1640f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.dynamic.stencil_reference.front = reference; 1641f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (faceMask & VK_STENCIL_FACE_BACK_BIT) 1642f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.dynamic.stencil_reference.back = reference; 1643f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1644f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.dirty |= RADV_CMD_DIRTY_DYNAMIC_STENCIL_REFERENCE; 1645f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1646f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1647f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1648f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid radv_CmdExecuteCommands( 1649f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkCommandBuffer commandBuffer, 1650f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t commandBufferCount, 1651f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie const VkCommandBuffer* pCmdBuffers) 1652f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1653f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_cmd_buffer, primary, commandBuffer); 1654f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1655f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie for (uint32_t i = 0; i < commandBufferCount; i++) { 1656f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_cmd_buffer, secondary, pCmdBuffers[i]); 1657f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1658f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie primary->device->ws->cs_execute_secondary(primary->cs, secondary->cs); 1659f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 1660f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1661f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie /* if we execute secondary we need to re-emit out pipelines */ 1662f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (commandBufferCount) { 1663f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie primary->state.emitted_pipeline = NULL; 1664f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie primary->state.dirty |= RADV_CMD_DIRTY_PIPELINE; 1665f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie primary->state.dirty |= RADV_CMD_DIRTY_DYNAMIC_ALL; 1666f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 1667f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1668f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1669f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave AirlieVkResult radv_CreateCommandPool( 1670f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkDevice _device, 1671f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie const VkCommandPoolCreateInfo* pCreateInfo, 1672f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie const VkAllocationCallbacks* pAllocator, 1673f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkCommandPool* pCmdPool) 1674f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1675f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_device, device, _device); 1676f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_cmd_pool *pool; 1677f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1678f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie pool = radv_alloc2(&device->alloc, pAllocator, sizeof(*pool), 8, 1679f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VK_SYSTEM_ALLOCATION_SCOPE_OBJECT); 1680f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (pool == NULL) 1681f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie return vk_error(VK_ERROR_OUT_OF_HOST_MEMORY); 1682f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1683f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (pAllocator) 1684f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie pool->alloc = *pAllocator; 1685f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie else 1686f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie pool->alloc = device->alloc; 1687f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1688f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie list_inithead(&pool->cmd_buffers); 1689f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1690f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie *pCmdPool = radv_cmd_pool_to_handle(pool); 1691f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1692f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie return VK_SUCCESS; 1693f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1694f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1695f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1696f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid radv_DestroyCommandPool( 1697f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkDevice _device, 1698f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkCommandPool commandPool, 1699f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie const VkAllocationCallbacks* pAllocator) 1700f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1701f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_device, device, _device); 1702f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_cmd_pool, pool, commandPool); 1703f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1704f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (!pool) 1705f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie return; 1706f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1707f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie list_for_each_entry_safe(struct radv_cmd_buffer, cmd_buffer, 1708f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie &pool->cmd_buffers, pool_link) { 1709f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_cmd_buffer_destroy(cmd_buffer); 1710f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 1711f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1712f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_free2(&device->alloc, pAllocator, pool); 1713f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1714f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1715f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave AirlieVkResult radv_ResetCommandPool( 1716f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkDevice device, 1717f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkCommandPool commandPool, 1718f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkCommandPoolResetFlags flags) 1719f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1720f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_cmd_pool, pool, commandPool); 1721f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1722f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie list_for_each_entry(struct radv_cmd_buffer, cmd_buffer, 1723f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie &pool->cmd_buffers, pool_link) { 1724f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_reset_cmd_buffer(cmd_buffer); 1725f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 1726f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1727f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie return VK_SUCCESS; 1728f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1729f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1730f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid radv_CmdBeginRenderPass( 1731f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkCommandBuffer commandBuffer, 1732f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie const VkRenderPassBeginInfo* pRenderPassBegin, 1733f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkSubpassContents contents) 1734f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1735f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer); 1736f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_render_pass, pass, pRenderPassBegin->renderPass); 1737f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_framebuffer, framebuffer, pRenderPassBegin->framebuffer); 1738f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1739f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie unsigned cdw_max = radeon_check_space(cmd_buffer->device->ws, cmd_buffer->cs, 1740f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2048); 1741f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1742f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.framebuffer = framebuffer; 1743f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.pass = pass; 1744f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.render_area = pRenderPassBegin->renderArea; 1745f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_cmd_state_setup_attachments(cmd_buffer, pass, pRenderPassBegin); 1746f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1747f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie si_emit_cache_flush(cmd_buffer); 1748f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1749f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_cmd_buffer_set_subpass(cmd_buffer, pass->subpasses, true); 1750f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie assert(cmd_buffer->cs->cdw <= cdw_max); 1751f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1752f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_cmd_buffer_clear_subpass(cmd_buffer); 1753f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1754f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1755f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid radv_CmdNextSubpass( 1756f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkCommandBuffer commandBuffer, 1757f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkSubpassContents contents) 1758f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1759f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer); 1760f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1761f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie si_emit_cache_flush(cmd_buffer); 1762f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_cmd_buffer_resolve_subpass(cmd_buffer); 1763f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1764f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_check_space(cmd_buffer->device->ws, cmd_buffer->cs, 1765f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2048); 1766f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1767f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_cmd_buffer_set_subpass(cmd_buffer, cmd_buffer->state.subpass + 1, true); 1768f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_cmd_buffer_clear_subpass(cmd_buffer); 1769f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1770f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1771f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid radv_CmdDraw( 1772f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkCommandBuffer commandBuffer, 1773f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t vertexCount, 1774f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t instanceCount, 1775f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t firstVertex, 1776f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t firstInstance) 1777f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1778f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer); 1779f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_cmd_buffer_flush_state(cmd_buffer); 1780f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1781f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie unsigned cdw_max = radeon_check_space(cmd_buffer->device->ws, cmd_buffer->cs, 9); 1782f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1783f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_sh_reg_seq(cmd_buffer->cs, R_00B130_SPI_SHADER_USER_DATA_VS_0 + 12 * 4, 2); 1784f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, firstVertex); 1785f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, firstInstance); 1786f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, PKT3(PKT3_NUM_INSTANCES, 0, 0)); 1787f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, instanceCount); 1788f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1789f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, PKT3(PKT3_DRAW_INDEX_AUTO, 1, 0)); 1790f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, vertexCount); 1791f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, V_0287F0_DI_SRC_SEL_AUTO_INDEX | 1792f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_0287F0_USE_OPAQUE(0)); 1793f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1794f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie assert(cmd_buffer->cs->cdw <= cdw_max); 1795f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1796f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1797f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airliestatic void radv_emit_primitive_reset_index(struct radv_cmd_buffer *cmd_buffer) 1798f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1799f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t primitive_reset_index = cmd_buffer->state.last_primitive_reset_index ? 0xffffffffu : 0xffffu; 1800f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1801f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (cmd_buffer->state.pipeline->graphics.prim_restart_enable && 1802f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie primitive_reset_index != cmd_buffer->state.last_primitive_reset_index) { 1803f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.last_primitive_reset_index = primitive_reset_index; 1804f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_context_reg(cmd_buffer->cs, R_02840C_VGT_MULTI_PRIM_IB_RESET_INDX, 1805f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie primitive_reset_index); 1806f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 1807f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1808f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1809f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid radv_CmdDrawIndexed( 1810f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkCommandBuffer commandBuffer, 1811f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t indexCount, 1812f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t instanceCount, 1813f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t firstIndex, 1814f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie int32_t vertexOffset, 1815f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t firstInstance) 1816f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1817f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer); 1818f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie int index_size = cmd_buffer->state.index_type ? 4 : 2; 1819f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t index_max_size = (cmd_buffer->state.index_buffer->size - cmd_buffer->state.index_offset) / index_size; 1820f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint64_t index_va; 1821f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1822f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_cmd_buffer_flush_state(cmd_buffer); 1823f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_emit_primitive_reset_index(cmd_buffer); 1824f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1825f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie unsigned cdw_max = radeon_check_space(cmd_buffer->device->ws, cmd_buffer->cs, 14); 1826f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1827f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, PKT3(PKT3_INDEX_TYPE, 0, 0)); 1828f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, cmd_buffer->state.index_type); 1829f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1830f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_sh_reg_seq(cmd_buffer->cs, R_00B130_SPI_SHADER_USER_DATA_VS_0 + 12 * 4, 2); 1831f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, vertexOffset); 1832f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, firstInstance); 1833f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, PKT3(PKT3_NUM_INSTANCES, 0, 0)); 1834f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, instanceCount); 1835f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1836f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie index_va = cmd_buffer->device->ws->buffer_get_va(cmd_buffer->state.index_buffer->bo); 1837f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie index_va += firstIndex * index_size + cmd_buffer->state.index_buffer->offset + cmd_buffer->state.index_offset; 1838f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, PKT3(PKT3_DRAW_INDEX_2, 4, false)); 1839f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, index_max_size); 1840f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, index_va); 1841f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, (index_va >> 32UL) & 0xFF); 1842f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, indexCount); 1843f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, V_0287F0_DI_SRC_SEL_DMA); 1844f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1845f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie assert(cmd_buffer->cs->cdw <= cdw_max); 1846f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1847f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1848f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airliestatic void 1849f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlieradv_emit_indirect_draw(struct radv_cmd_buffer *cmd_buffer, 1850f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkBuffer _buffer, 1851f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkDeviceSize offset, 1852f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t draw_count, 1853f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t stride, 1854f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie bool indexed) 1855f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1856f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_buffer, buffer, _buffer); 1857f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radeon_winsys_cs *cs = cmd_buffer->cs; 1858f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie unsigned di_src_sel = indexed ? V_0287F0_DI_SRC_SEL_DMA 1859f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie : V_0287F0_DI_SRC_SEL_AUTO_INDEX; 1860f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint64_t indirect_va = cmd_buffer->device->ws->buffer_get_va(buffer->bo); 1861f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie indirect_va += offset + buffer->offset; 1862f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1863f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (!draw_count) 1864f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie return; 1865f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1866f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->device->ws->cs_add_buffer(cs, buffer->bo, 8); 1867f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1868f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cs, PKT3(PKT3_SET_BASE, 2, 0)); 1869f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cs, 1); 1870f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cs, indirect_va); 1871f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cs, indirect_va >> 32); 1872f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1873f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cs, PKT3(indexed ? PKT3_DRAW_INDEX_INDIRECT_MULTI : 1874f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie PKT3_DRAW_INDIRECT_MULTI, 1875f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 8, false)); 1876f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cs, 0); 1877f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cs, (R_00B160_SPI_SHADER_USER_DATA_VS_12 - SI_SH_REG_OFFSET) >> 2); 1878f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cs, (R_00B164_SPI_SHADER_USER_DATA_VS_13 - SI_SH_REG_OFFSET) >> 2); 1879f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cs, 0); /* draw_index */ 1880f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cs, draw_count); /* count */ 1881f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cs, 0); /* count_addr -- disabled */ 1882f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cs, 0); 1883f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cs, stride); /* stride */ 1884f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cs, di_src_sel); 1885f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1886f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1887f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid radv_CmdDrawIndirect( 1888f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkCommandBuffer commandBuffer, 1889f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkBuffer _buffer, 1890f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkDeviceSize offset, 1891f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t drawCount, 1892f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t stride) 1893f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1894f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer); 1895f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_cmd_buffer_flush_state(cmd_buffer); 1896f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1897f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie unsigned cdw_max = radeon_check_space(cmd_buffer->device->ws, cmd_buffer->cs, 14); 1898f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1899f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_emit_indirect_draw(cmd_buffer, _buffer, offset, drawCount, stride, false); 1900f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1901f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie assert(cmd_buffer->cs->cdw <= cdw_max); 1902f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1903f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1904f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid radv_CmdDrawIndexedIndirect( 1905f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkCommandBuffer commandBuffer, 1906f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkBuffer _buffer, 1907f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkDeviceSize offset, 1908f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t drawCount, 1909f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t stride) 1910f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1911f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer); 1912f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie int index_size = cmd_buffer->state.index_type ? 4 : 2; 1913f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t index_max_size = (cmd_buffer->state.index_buffer->size - cmd_buffer->state.index_offset) / index_size; 1914f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint64_t index_va; 1915f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_cmd_buffer_flush_state(cmd_buffer); 1916f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_emit_primitive_reset_index(cmd_buffer); 1917f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1918f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie index_va = cmd_buffer->device->ws->buffer_get_va(cmd_buffer->state.index_buffer->bo); 1919f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie index_va += cmd_buffer->state.index_buffer->offset + cmd_buffer->state.index_offset; 1920f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1921f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie unsigned cdw_max = radeon_check_space(cmd_buffer->device->ws, cmd_buffer->cs, 21); 1922f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1923f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, PKT3(PKT3_INDEX_TYPE, 0, 0)); 1924f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, cmd_buffer->state.index_type); 1925f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1926f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, PKT3(PKT3_INDEX_BASE, 1, 0)); 1927f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, index_va); 1928f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, index_va >> 32); 1929f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1930f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, PKT3(PKT3_INDEX_BUFFER_SIZE, 0, 0)); 1931f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, index_max_size); 1932f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1933f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_emit_indirect_draw(cmd_buffer, _buffer, offset, drawCount, stride, true); 1934f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1935f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie assert(cmd_buffer->cs->cdw <= cdw_max); 1936f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1937f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1938f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid radv_CmdDispatch( 1939f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkCommandBuffer commandBuffer, 1940f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t x, 1941f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t y, 1942f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t z) 1943f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1944f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer); 1945f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1946f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_emit_compute_pipeline(cmd_buffer); 1947f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_flush_constants(cmd_buffer, cmd_buffer->state.compute_pipeline->layout, 1948f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VK_SHADER_STAGE_COMPUTE_BIT); 1949f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie si_emit_cache_flush(cmd_buffer); 1950f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie unsigned cdw_max = radeon_check_space(cmd_buffer->device->ws, cmd_buffer->cs, 10); 1951f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1952f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_sh_reg_seq(cmd_buffer->cs, R_00B900_COMPUTE_USER_DATA_0 + 10 * 4, 3); 1953f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, x); 1954f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, y); 1955f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, z); 1956f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1957f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, PKT3(PKT3_DISPATCH_DIRECT, 3, 0) | 1958f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie PKT3_SHADER_TYPE_S(1)); 1959f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, x); 1960f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, y); 1961f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, z); 1962f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, 1); 1963f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1964f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie assert(cmd_buffer->cs->cdw <= cdw_max); 1965f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 1966f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1967f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid radv_CmdDispatchIndirect( 1968f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkCommandBuffer commandBuffer, 1969f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkBuffer _buffer, 1970f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkDeviceSize offset) 1971f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 1972f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer); 1973f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_buffer, buffer, _buffer); 1974f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint64_t va = cmd_buffer->device->ws->buffer_get_va(buffer->bo); 1975f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie va += buffer->offset + offset; 1976f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1977f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->device->ws->cs_add_buffer(cmd_buffer->cs, buffer->bo, 8); 1978f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1979f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_emit_compute_pipeline(cmd_buffer); 1980f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_flush_constants(cmd_buffer, cmd_buffer->state.compute_pipeline->layout, 1981f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VK_SHADER_STAGE_COMPUTE_BIT); 1982f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie si_emit_cache_flush(cmd_buffer); 1983f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1984f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie unsigned cdw_max = radeon_check_space(cmd_buffer->device->ws, cmd_buffer->cs, 25); 1985f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1986f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie for (unsigned i = 0; i < 3; ++i) { 1987f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, PKT3(PKT3_COPY_DATA, 4, 0)); 1988f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, COPY_DATA_SRC_SEL(COPY_DATA_MEM) | 1989f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie COPY_DATA_DST_SEL(COPY_DATA_REG)); 1990f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, (va + 4 * i)); 1991f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, (va + 4 * i) >> 32); 1992f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, (R_00B928_COMPUTE_USER_DATA_10 >> 2) + i); 1993f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, 0); 1994f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 1995f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 1996f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, PKT3(PKT3_SET_BASE, 2, 0) | 1997f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie PKT3_SHADER_TYPE_S(1)); 1998f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, 1); 1999f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, va); 2000f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, va >> 32); 2001f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2002f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, PKT3(PKT3_DISPATCH_INDIRECT, 1, 0) | 2003f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie PKT3_SHADER_TYPE_S(1)); 2004f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, 0); 2005f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, 1); 2006f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2007f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie assert(cmd_buffer->cs->cdw <= cdw_max); 2008f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 2009f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2010f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid radv_unaligned_dispatch( 2011f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_cmd_buffer *cmd_buffer, 2012f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t x, 2013f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t y, 2014f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t z) 2015f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 2016f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_pipeline *pipeline = cmd_buffer->state.compute_pipeline; 2017f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_shader_variant *compute_shader = pipeline->shaders[MESA_SHADER_COMPUTE]; 2018f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t blocks[3], remainder[3]; 2019f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2020f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie blocks[0] = round_up_u32(x, compute_shader->info.cs.block_size[0]); 2021f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie blocks[1] = round_up_u32(y, compute_shader->info.cs.block_size[1]); 2022f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie blocks[2] = round_up_u32(z, compute_shader->info.cs.block_size[2]); 2023f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2024f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie /* If aligned, these should be an entire block size, not 0 */ 2025f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie remainder[0] = x + compute_shader->info.cs.block_size[0] - align_u32_npot(x, compute_shader->info.cs.block_size[0]); 2026f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie remainder[1] = y + compute_shader->info.cs.block_size[1] - align_u32_npot(y, compute_shader->info.cs.block_size[1]); 2027f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie remainder[2] = z + compute_shader->info.cs.block_size[2] - align_u32_npot(z, compute_shader->info.cs.block_size[2]); 2028f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2029f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_emit_compute_pipeline(cmd_buffer); 2030f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_flush_constants(cmd_buffer, cmd_buffer->state.compute_pipeline->layout, 2031f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VK_SHADER_STAGE_COMPUTE_BIT); 2032f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie si_emit_cache_flush(cmd_buffer); 2033f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie unsigned cdw_max = radeon_check_space(cmd_buffer->device->ws, cmd_buffer->cs, 15); 2034f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2035f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_sh_reg_seq(cmd_buffer->cs, R_00B81C_COMPUTE_NUM_THREAD_X, 3); 2036f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, 2037f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_00B81C_NUM_THREAD_FULL(compute_shader->info.cs.block_size[0]) | 2038f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_00B81C_NUM_THREAD_PARTIAL(remainder[0])); 2039f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, 2040f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_00B81C_NUM_THREAD_FULL(compute_shader->info.cs.block_size[1]) | 2041f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_00B81C_NUM_THREAD_PARTIAL(remainder[1])); 2042f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, 2043f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_00B81C_NUM_THREAD_FULL(compute_shader->info.cs.block_size[2]) | 2044f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_00B81C_NUM_THREAD_PARTIAL(remainder[2])); 2045f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2046f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_set_sh_reg_seq(cmd_buffer->cs, R_00B900_COMPUTE_USER_DATA_0 + 10 * 4, 3); 2047f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, blocks[0]); 2048f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, blocks[1]); 2049f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, blocks[2]); 2050f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2051f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, PKT3(PKT3_DISPATCH_DIRECT, 3, 0) | 2052f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie PKT3_SHADER_TYPE_S(1)); 2053f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, blocks[0]); 2054f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, blocks[1]); 2055f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, blocks[2]); 2056f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cmd_buffer->cs, S_00B800_COMPUTE_SHADER_EN(1) | 2057f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie S_00B800_PARTIAL_TG_EN(1)); 2058f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2059f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie assert(cmd_buffer->cs->cdw <= cdw_max); 2060f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 2061f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2062f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid radv_CmdEndRenderPass( 2063f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkCommandBuffer commandBuffer) 2064f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 2065f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer); 2066f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2067f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_subpass_barrier(cmd_buffer, &cmd_buffer->state.pass->end_barrier); 2068f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2069f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie si_emit_cache_flush(cmd_buffer); 2070f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_cmd_buffer_resolve_subpass(cmd_buffer); 2071f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2072f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie for (unsigned i = 0; i < cmd_buffer->state.framebuffer->attachment_count; ++i) { 2073f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkImageLayout layout = cmd_buffer->state.pass->attachments[i].final_layout; 2074f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_handle_subpass_image_transition(cmd_buffer, 2075f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie (VkAttachmentReference){i, layout}); 2076f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 2077f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2078f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_free(&cmd_buffer->pool->alloc, cmd_buffer->state.attachments); 2079f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2080f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.pass = NULL; 2081f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.subpass = NULL; 2082f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.attachments = NULL; 2083f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.framebuffer = NULL; 2084f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 2085f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2086f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2087f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airliestatic void radv_initialize_htile(struct radv_cmd_buffer *cmd_buffer, 2088f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_image *image) 2089f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 2090f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2091f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.flush_bits |= RADV_CMD_FLAG_FLUSH_AND_INV_DB | 2092f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_CMD_FLAG_FLUSH_AND_INV_DB_META; 2093f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2094f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_fill_buffer(cmd_buffer, image->bo, image->offset + image->htile.offset, 2095f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie image->htile.size, 0xffffffff); 2096f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2097f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.flush_bits |= RADV_CMD_FLAG_FLUSH_AND_INV_DB_META | 2098f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_CMD_FLAG_CS_PARTIAL_FLUSH | 2099f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_CMD_FLAG_INV_VMEM_L1 | 2100f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_CMD_FLAG_INV_GLOBAL_L2; 2101f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 2102f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2103f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airliestatic void radv_handle_depth_image_transition(struct radv_cmd_buffer *cmd_buffer, 2104f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_image *image, 2105f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkImageLayout src_layout, 2106f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkImageLayout dst_layout, 2107f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkImageSubresourceRange range, 2108f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkImageAspectFlags pending_clears) 2109f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 2110f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (dst_layout == VK_IMAGE_LAYOUT_DEPTH_STENCIL_ATTACHMENT_OPTIMAL && 2111f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie (pending_clears & vk_format_aspects(image->vk_format)) == vk_format_aspects(image->vk_format) && 2112f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.render_area.offset.x == 0 && cmd_buffer->state.render_area.offset.y == 0 && 2113f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.render_area.extent.width == image->extent.width && 2114f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.render_area.extent.height == image->extent.height) { 2115f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie /* The clear will initialize htile. */ 2116f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie return; 2117f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } else if (src_layout == VK_IMAGE_LAYOUT_UNDEFINED && 2118f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_layout_has_htile(image, dst_layout)) { 2119f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie /* TODO: merge with the clear if applicable */ 2120f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_initialize_htile(cmd_buffer, image); 2121f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } else if (!radv_layout_has_htile(image, src_layout) && 2122f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_layout_has_htile(image, dst_layout)) { 2123f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_initialize_htile(cmd_buffer, image); 2124f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } else if ((radv_layout_has_htile(image, src_layout) && 2125f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie !radv_layout_has_htile(image, dst_layout)) || 2126f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie (radv_layout_is_htile_compressed(image, src_layout) && 2127f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie !radv_layout_is_htile_compressed(image, dst_layout))) { 2128f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2129f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie range.aspectMask = VK_IMAGE_ASPECT_DEPTH_BIT; 2130f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie range.baseMipLevel = 0; 2131f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie range.levelCount = 1; 2132f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2133f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_decompress_depth_image_inplace(cmd_buffer, image, &range); 2134f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 2135f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 2136f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2137f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid radv_initialise_cmask(struct radv_cmd_buffer *cmd_buffer, 2138f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_image *image, uint32_t value) 2139f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 2140f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.flush_bits |= RADV_CMD_FLAG_FLUSH_AND_INV_CB | 2141f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_CMD_FLAG_FLUSH_AND_INV_CB_META; 2142f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2143f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_fill_buffer(cmd_buffer, image->bo, image->offset + image->cmask.offset, 2144f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie image->cmask.size, value); 2145f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2146f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.flush_bits |= RADV_CMD_FLAG_FLUSH_AND_INV_CB_META | 2147f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_CMD_FLAG_CS_PARTIAL_FLUSH | 2148f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_CMD_FLAG_INV_VMEM_L1 | 2149f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_CMD_FLAG_INV_GLOBAL_L2; 2150f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 2151f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2152f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airliestatic void radv_handle_cmask_image_transition(struct radv_cmd_buffer *cmd_buffer, 2153f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_image *image, 2154f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkImageLayout src_layout, 2155f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkImageLayout dst_layout, 2156f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkImageSubresourceRange range, 2157f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkImageAspectFlags pending_clears) 2158f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 2159f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (src_layout == VK_IMAGE_LAYOUT_UNDEFINED) { 2160f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (image->fmask.size) 2161f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_initialise_cmask(cmd_buffer, image, 0xccccccccu); 2162f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie else 2163f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_initialise_cmask(cmd_buffer, image, 0xffffffffu); 2164f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } else if (radv_layout_has_cmask(image, src_layout) && 2165f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie !radv_layout_has_cmask(image, dst_layout)) { 2166f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_fast_clear_flush_image_inplace(cmd_buffer, image); 2167f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 2168f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 2169f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2170f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid radv_initialize_dcc(struct radv_cmd_buffer *cmd_buffer, 2171f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_image *image, uint32_t value) 2172f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 2173f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2174f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.flush_bits |= RADV_CMD_FLAG_FLUSH_AND_INV_CB | 2175f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_CMD_FLAG_FLUSH_AND_INV_CB_META; 2176f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2177f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_fill_buffer(cmd_buffer, image->bo, image->offset + image->dcc_offset, 2178f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie image->surface.dcc_size, value); 2179f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2180f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.flush_bits |= RADV_CMD_FLAG_FLUSH_AND_INV_CB | 2181f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_CMD_FLAG_FLUSH_AND_INV_CB_META | 2182f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_CMD_FLAG_CS_PARTIAL_FLUSH | 2183f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_CMD_FLAG_INV_VMEM_L1 | 2184f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_CMD_FLAG_INV_GLOBAL_L2; 2185f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 2186f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2187f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airliestatic void radv_handle_dcc_image_transition(struct radv_cmd_buffer *cmd_buffer, 2188f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_image *image, 2189f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkImageLayout src_layout, 2190f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkImageLayout dst_layout, 2191f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkImageSubresourceRange range, 2192f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkImageAspectFlags pending_clears) 2193f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 2194f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (src_layout == VK_IMAGE_LAYOUT_UNDEFINED) { 2195f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_initialize_dcc(cmd_buffer, image, 0x20202020u); 2196f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } else if(src_layout == VK_IMAGE_LAYOUT_COLOR_ATTACHMENT_OPTIMAL && 2197f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie dst_layout != VK_IMAGE_LAYOUT_COLOR_ATTACHMENT_OPTIMAL) { 2198f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_fast_clear_flush_image_inplace(cmd_buffer, image); 2199f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 2200f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 2201f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2202f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airliestatic void radv_handle_image_transition(struct radv_cmd_buffer *cmd_buffer, 2203f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_image *image, 2204f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkImageLayout src_layout, 2205f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkImageLayout dst_layout, 2206f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkImageSubresourceRange range, 2207f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkImageAspectFlags pending_clears) 2208f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 2209f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (image->htile.size) 2210f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_handle_depth_image_transition(cmd_buffer, image, src_layout, 2211f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie dst_layout, range, pending_clears); 2212f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2213f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (image->cmask.size) 2214f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_handle_cmask_image_transition(cmd_buffer, image, src_layout, 2215f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie dst_layout, range, pending_clears); 2216f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2217f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (image->surface.dcc_size) 2218f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_handle_dcc_image_transition(cmd_buffer, image, src_layout, 2219f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie dst_layout, range, pending_clears); 2220f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 2221f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2222f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid radv_CmdPipelineBarrier( 2223f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkCommandBuffer commandBuffer, 2224f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkPipelineStageFlags srcStageMask, 2225f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkPipelineStageFlags destStageMask, 2226f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkBool32 byRegion, 2227f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t memoryBarrierCount, 2228f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie const VkMemoryBarrier* pMemoryBarriers, 2229f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t bufferMemoryBarrierCount, 2230f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie const VkBufferMemoryBarrier* pBufferMemoryBarriers, 2231f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t imageMemoryBarrierCount, 2232f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie const VkImageMemoryBarrier* pImageMemoryBarriers) 2233f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 2234f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer); 2235f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkAccessFlags src_flags = 0; 2236f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkAccessFlags dst_flags = 0; 2237f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t b; 2238f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie for (uint32_t i = 0; i < memoryBarrierCount; i++) { 2239f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie src_flags |= pMemoryBarriers[i].srcAccessMask; 2240f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie dst_flags |= pMemoryBarriers[i].dstAccessMask; 2241f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 2242f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2243f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie for (uint32_t i = 0; i < bufferMemoryBarrierCount; i++) { 2244f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie src_flags |= pBufferMemoryBarriers[i].srcAccessMask; 2245f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie dst_flags |= pBufferMemoryBarriers[i].dstAccessMask; 2246f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 2247f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2248f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie for (uint32_t i = 0; i < imageMemoryBarrierCount; i++) { 2249f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_image, image, pImageMemoryBarriers[i].image); 2250f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie src_flags |= pImageMemoryBarriers[i].srcAccessMask; 2251f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie dst_flags |= pImageMemoryBarriers[i].dstAccessMask; 2252f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2253f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_handle_image_transition(cmd_buffer, image, 2254f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie pImageMemoryBarriers[i].oldLayout, 2255f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie pImageMemoryBarriers[i].newLayout, 2256f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie pImageMemoryBarriers[i].subresourceRange, 2257f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 0); 2258f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 2259f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2260f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie enum radv_cmd_flush_bits flush_bits = 0; 2261f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2262f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie for_each_bit(b, src_flags) { 2263f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie switch ((VkAccessFlagBits)(1 << b)) { 2264f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie case VK_ACCESS_SHADER_WRITE_BIT: 2265f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie flush_bits |= RADV_CMD_FLAG_INV_GLOBAL_L2; 2266f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie break; 2267f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie case VK_ACCESS_COLOR_ATTACHMENT_WRITE_BIT: 2268f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie flush_bits |= RADV_CMD_FLAG_FLUSH_AND_INV_CB; 2269f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie break; 2270f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie case VK_ACCESS_DEPTH_STENCIL_ATTACHMENT_WRITE_BIT: 2271f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie flush_bits |= RADV_CMD_FLAG_FLUSH_AND_INV_DB; 2272f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie break; 2273f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie case VK_ACCESS_TRANSFER_WRITE_BIT: 2274f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie flush_bits |= RADV_CMD_FLAG_FLUSH_AND_INV_CB; 2275f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie break; 2276f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie default: 2277f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie break; 2278f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 2279f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 2280f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2281f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie for_each_bit(b, dst_flags) { 2282f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie switch ((VkAccessFlagBits)(1 << b)) { 2283f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie case VK_ACCESS_INDIRECT_COMMAND_READ_BIT: 2284f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie case VK_ACCESS_INDEX_READ_BIT: 2285f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie case VK_ACCESS_VERTEX_ATTRIBUTE_READ_BIT: 2286f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie case VK_ACCESS_UNIFORM_READ_BIT: 2287f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie flush_bits |= RADV_CMD_FLAG_INV_VMEM_L1; 2288f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie break; 2289f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie case VK_ACCESS_SHADER_READ_BIT: 2290f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie flush_bits |= RADV_CMD_FLAG_INV_GLOBAL_L2; 2291f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie break; 2292f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie case VK_ACCESS_COLOR_ATTACHMENT_READ_BIT: 2293f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie case VK_ACCESS_TRANSFER_READ_BIT: 2294f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie flush_bits |= RADV_CMD_FLUSH_AND_INV_FRAMEBUFFER | RADV_CMD_FLAG_INV_GLOBAL_L2; 2295f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie default: 2296f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie break; 2297f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 2298f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 2299f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2300f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie flush_bits |= RADV_CMD_FLAG_CS_PARTIAL_FLUSH | 2301f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_CMD_FLAG_PS_PARTIAL_FLUSH; 2302f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2303f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.flush_bits |= flush_bits; 2304f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 2305f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2306f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2307f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airliestatic void write_event(struct radv_cmd_buffer *cmd_buffer, 2308f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radv_event *event, 2309f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkPipelineStageFlags stageMask, 2310f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie unsigned value) 2311f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 2312f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radeon_winsys_cs *cs = cmd_buffer->cs; 2313f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint64_t va = cmd_buffer->device->ws->buffer_get_va(event->bo); 2314f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2315f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->device->ws->cs_add_buffer(cs, event->bo, 8); 2316f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2317f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie unsigned cdw_max = radeon_check_space(cmd_buffer->device->ws, cs, 12); 2318f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2319f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie /* TODO: this is overkill. Probably should figure something out from 2320f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie * the stage mask. */ 2321f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2322f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie if (cmd_buffer->device->instance->physicalDevice.rad_info.chip_class == CIK) { 2323f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cs, PKT3(PKT3_EVENT_WRITE_EOP, 4, 0)); 2324f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cs, EVENT_TYPE(EVENT_TYPE_BOTTOM_OF_PIPE_TS) | 2325f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie EVENT_INDEX(5)); 2326f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cs, va); 2327f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cs, (va >> 32) | EOP_DATA_SEL(1)); 2328f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cs, 2); 2329f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cs, 0); 2330f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 2331f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2332f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cs, PKT3(PKT3_EVENT_WRITE_EOP, 4, 0)); 2333f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cs, EVENT_TYPE(EVENT_TYPE_BOTTOM_OF_PIPE_TS) | 2334f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie EVENT_INDEX(5)); 2335f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cs, va); 2336f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cs, (va >> 32) | EOP_DATA_SEL(1)); 2337f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cs, value); 2338f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cs, 0); 2339f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2340f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie assert(cmd_buffer->cs->cdw <= cdw_max); 2341f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 2342f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2343f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid radv_CmdSetEvent(VkCommandBuffer commandBuffer, 2344f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkEvent _event, 2345f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkPipelineStageFlags stageMask) 2346f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 2347f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer); 2348f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_event, event, _event); 2349f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2350f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie write_event(cmd_buffer, event, stageMask, 1); 2351f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 2352f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2353f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid radv_CmdResetEvent(VkCommandBuffer commandBuffer, 2354f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkEvent _event, 2355f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkPipelineStageFlags stageMask) 2356f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 2357f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer); 2358f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_event, event, _event); 2359f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2360f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie write_event(cmd_buffer, event, stageMask, 0); 2361f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 2362f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2363f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlievoid radv_CmdWaitEvents(VkCommandBuffer commandBuffer, 2364f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t eventCount, 2365f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie const VkEvent* pEvents, 2366f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkPipelineStageFlags srcStageMask, 2367f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie VkPipelineStageFlags dstStageMask, 2368f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t memoryBarrierCount, 2369f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie const VkMemoryBarrier* pMemoryBarriers, 2370f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t bufferMemoryBarrierCount, 2371f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie const VkBufferMemoryBarrier* pBufferMemoryBarriers, 2372f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint32_t imageMemoryBarrierCount, 2373f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie const VkImageMemoryBarrier* pImageMemoryBarriers) 2374f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie{ 2375f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer); 2376f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie struct radeon_winsys_cs *cs = cmd_buffer->cs; 2377f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2378f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie for (unsigned i = 0; i < eventCount; ++i) { 2379f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_event, event, pEvents[i]); 2380f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie uint64_t va = cmd_buffer->device->ws->buffer_get_va(event->bo); 2381f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2382f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->device->ws->cs_add_buffer(cs, event->bo, 8); 2383f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2384f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie unsigned cdw_max = radeon_check_space(cmd_buffer->device->ws, cs, 7); 2385f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2386f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cs, PKT3(PKT3_WAIT_REG_MEM, 5, 0)); 2387f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cs, WAIT_REG_MEM_EQUAL | WAIT_REG_MEM_MEM_SPACE(1)); 2388f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cs, va); 2389f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cs, va >> 32); 2390f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cs, 1); /* reference value */ 2391f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cs, 0xffffffff); /* mask */ 2392f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radeon_emit(cs, 4); /* poll interval */ 2393f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2394f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie assert(cmd_buffer->cs->cdw <= cdw_max); 2395f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 2396f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2397f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2398f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie for (uint32_t i = 0; i < imageMemoryBarrierCount; i++) { 2399f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_FROM_HANDLE(radv_image, image, pImageMemoryBarriers[i].image); 2400f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2401f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie radv_handle_image_transition(cmd_buffer, image, 2402f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie pImageMemoryBarriers[i].oldLayout, 2403f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie pImageMemoryBarriers[i].newLayout, 2404f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie pImageMemoryBarriers[i].subresourceRange, 2405f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 0); 2406f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie } 2407f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie 2408f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie /* TODO: figure out how to do memory barriers without waiting */ 2409f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie cmd_buffer->state.flush_bits |= RADV_CMD_FLUSH_AND_INV_FRAMEBUFFER | 2410f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_CMD_FLAG_INV_GLOBAL_L2 | 2411f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_CMD_FLAG_INV_VMEM_L1 | 2412f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie RADV_CMD_FLAG_INV_SMEM_L1; 2413f4e499ec79147f4172f3669ae9dafd941aaeeb65Dave Airlie} 2414