Searched defs:LoadFromOffset (Results 1 - 6 of 6) sorted by relevance

/art/compiler/utils/arm/
H A Dassembler_arm_vixl.cc305 void ArmVIXLAssembler::LoadFromOffset(LoadOperandType type, function in class:art::arm::ArmVIXLAssembler
/art/compiler/utils/arm64/
H A Djni_macro_assembler_arm64.cc190 LoadFromOffset(scratch.AsXRegister(), SP, in_off.Int32Value());
240 void Arm64JNIMacroAssembler::LoadFromOffset(XRegister dest, XRegister base, int32_t offset) { function in class:art::arm64::Arm64JNIMacroAssembler
327 LoadFromOffset(dst.AsXRegister(), TR, offs.Int32Value());
365 LoadFromOffset(scratch.AsXRegister(), TR, tr_offs.Int32Value());
374 LoadFromOffset(scratch.AsXRegister(), SP, fr_offs.Int32Value());
398 LoadFromOffset(scratch.AsXRegister(), SP, src.Int32Value());
420 LoadFromOffset(scratch.AsXRegister(), base.AsXRegister(), src_offset.Int32Value());
442 LoadFromOffset(scratch.AsXRegister(), SP, src.Int32Value());
483 LoadFromOffset(scratch.AsXRegister(), src.AsXRegister(), src_offset.Int32Value());
539 LoadFromOffset(scratc
[all...]
/art/compiler/utils/mips/
H A Dassembler_mips.h910 void LoadFromOffset(LoadOperandType type, function in class:art::mips::FINAL
1092 void LoadFromOffset(LoadOperandType type, Register reg, Register base, int32_t offset);
H A Dassembler_mips.cc4690 void MipsAssembler::LoadFromOffset(LoadOperandType type, function in class:art::mips::MipsAssembler
4694 LoadFromOffset<>(type, reg, base, offset);
4716 LoadFromOffset(kLoadWord, dst.AsCoreRegister(), src_register, src_offset);
4719 LoadFromOffset(kLoadDoubleword, dst.AsRegisterPairLow(), src_register, src_offset);
4813 LoadFromOffset(kLoadWord, reg, SP, stack_offset);
4817 LoadFromOffset(kLoadWord, RA, SP, stack_offset);
4924 LoadFromOffset(kLoadWord, scratch.AsCoreRegister(), SP, in_off.Int32Value());
4939 LoadFromOffset(kLoadWord, dest.AsCoreRegister(), SP, src.Int32Value());
4946 LoadFromOffset(kLoadWord, dest.AsCoreRegister(),
4956 LoadFromOffset(kLoadWor
[all...]
/art/compiler/utils/mips64/
H A Dassembler_mips64.h1120 void LoadFromOffset(LoadOperandType type, function in class:art::mips64::FINAL
1304 void LoadFromOffset(LoadOperandType type, GpuRegister reg, GpuRegister base, int32_t offset);
H A Dassembler_mips64.cc3529 void Mips64Assembler::LoadFromOffset(LoadOperandType type, function in class:art::mips64::Mips64Assembler
3533 LoadFromOffset<>(type, reg, base, offset);
3550 LoadFromOffset(kLoadWord, dst.AsGpuRegister(), src_register, src_offset);
3553 LoadFromOffset(kLoadDoubleword, dst.AsGpuRegister(), src_register, src_offset);
3646 LoadFromOffset(kLoadDoubleword, reg, SP, stack_offset);
3650 LoadFromOffset(kLoadDoubleword, RA, SP, stack_offset);
3742 LoadFromOffset(kLoadDoubleword, scratch.AsGpuRegister(), SP, in_off.Int32Value());
3757 LoadFromOffset(kLoadUnsignedWord, dest.AsGpuRegister(), SP, src.Int32Value());
3764 LoadFromOffset(kLoadUnsignedWord, dest.AsGpuRegister(),
3775 LoadFromOffset(kLoadDoublewor
[all...]

Completed in 95 milliseconds