/external/swiftshader/third_party/LLVM/include/llvm/CodeGen/ |
H A D | FunctionLoweringInfo.h | 106 unsigned NumSignBits : 31; member in struct:llvm::FunctionLoweringInfo::LiveOutInfo 109 LiveOutInfo() : NumSignBits(0), IsValid(true), KnownOne(1, 0), 172 void AddLiveOutRegInfo(unsigned Reg, unsigned NumSignBits, argument 175 if (NumSignBits == 1 && KnownZero == 0 && KnownOne == 0) 180 LOI.NumSignBits = NumSignBits;
|
/external/llvm/include/llvm/CodeGen/ |
H A D | FunctionLoweringInfo.h | 173 unsigned NumSignBits : 31; member in struct:llvm::FunctionLoweringInfo::LiveOutInfo 176 LiveOutInfo() : NumSignBits(0), IsValid(true), KnownOne(1, 0), 250 void AddLiveOutRegInfo(unsigned Reg, unsigned NumSignBits, argument 253 if (NumSignBits == 1 && KnownZero == 0 && KnownOne == 0) 258 LOI.NumSignBits = NumSignBits;
|
/external/swiftshader/third_party/LLVM/lib/Transforms/InstCombine/ |
H A D | InstCombineShifts.cpp | 756 unsigned NumSignBits = ComputeNumSignBits(Op0); local 757 if (NumSignBits == Op0->getType()->getScalarSizeInBits())
|
/external/llvm/lib/CodeGen/SelectionDAG/ |
H A D | SelectionDAGBuilder.cpp | 684 unsigned NumSignBits = LOI->NumSignBits; local 699 if (NumSignBits == RegSize) { 705 } else if (NumSignBits > RegSize - 8) { 711 } else if (NumSignBits > RegSize - 16) { 717 } else if (NumSignBits > RegSize - 32) {
|
H A D | SelectionDAGISel.cpp | 717 unsigned NumSignBits = CurDAG->ComputeNumSignBits(Src); local 719 FuncInfo->AddLiveOutRegInfo(DestReg, NumSignBits, KnownZero, KnownOne);
|
H A D | DAGCombiner.cpp | 1746 unsigned NumSignBits = DAG.ComputeNumSignBits(AndOp0); local 1751 if (NumSignBits == DestBits && isOneConstant(N1->getOperand(1))) { 6047 unsigned NumSignBits = DAG.ComputeNumSignBits(Op); local 6052 if (NumSignBits > DestBits-MidBits) 6057 if (NumSignBits > OpBits-MidBits) 6062 if (NumSignBits > OpBits-MidBits)
|
/external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/ |
H A D | SelectionDAGISel.cpp | 460 unsigned NumSignBits = CurDAG->ComputeNumSignBits(Src); local 463 FuncInfo->AddLiveOutRegInfo(DestReg, NumSignBits, KnownZero, KnownOne);
|
H A D | DAGCombiner.cpp | 1458 unsigned NumSignBits = DAG.ComputeNumSignBits(AndOp0); local 1463 if (NumSignBits == DestBits && AndOp1 && AndOp1->isOne()) { 3984 unsigned NumSignBits = DAG.ComputeNumSignBits(Op); local 3989 if (NumSignBits > DestBits-MidBits) 3994 if (NumSignBits > OpBits-MidBits) 3999 if (NumSignBits > OpBits-MidBits)
|
H A D | SelectionDAGBuilder.cpp | 685 unsigned NumSignBits = LOI->NumSignBits; local 692 if (NumSignBits == RegSize) 696 else if (NumSignBits > RegSize-8) 700 else if (NumSignBits > RegSize-16) 704 else if (NumSignBits > RegSize-32)
|
/external/llvm/lib/Analysis/ |
H A D | InstructionSimplify.cpp | 1443 unsigned NumSignBits = ComputeNumSignBits(Op0, Q.DL, 0, Q.AC, Q.CxtI, Q.DT); local 1444 if (NumSignBits == Op0->getType()->getScalarSizeInBits())
|
/external/llvm/lib/Transforms/Vectorize/ |
H A D | SLPVectorizer.cpp | 3403 auto NumSignBits = ComputeNumSignBits(Scalar, *DL, 0, AC, 0, DT); local 3405 MaxBitWidth = std::max<unsigned>(NumTypeBits - NumSignBits, MaxBitWidth);
|