Searched defs:dex_pc (Results 1 - 25 of 60) sorted by relevance

123

/art/compiler/dex/
H A Dverified_method.cc73 const uint32_t dex_pc = pair.DexPc(); local
74 if (!method_verifier->GetInstructionFlags(dex_pc).IsVisited()) {
78 const verifier::RegisterLine* line = method_verifier->GetRegLine(dex_pc);
102 DCHECK(safe_cast_set_->empty() || safe_cast_set_->back() < dex_pc);
103 safe_cast_set_->push_back(dex_pc);
/art/runtime/interpreter/
H A Dinterpreter_switch_impl.h72 const uint16_t* dex_pc = ctx.accessor.Insns(); local
73 ExecuteSwitchImplAsm(&ctx, impl, dex_pc);
H A Dinterpreter.cc503 const uint32_t dex_pc = shadow_frame->GetDexPC(); local
504 uint32_t new_dex_pc = dex_pc;
515 const Instruction* instr = &accessor.InstructionAt(dex_pc);
523 DCHECK_EQ(new_dex_pc, dex_pc);
529 // On the other hand, if a MONITOR_ENTER is at the dex_pc of a suspend
532 new_dex_pc = dex_pc + instr->SizeInCodeUnits();
545 new_dex_pc = dex_pc + instr->SizeInCodeUnits();
550 DCHECK_EQ(new_dex_pc, dex_pc);
561 DCHECK_EQ(new_dex_pc, dex_pc);
564 // Nothing to do, the dex_pc i
[all...]
H A Dinterpreter_switch_impl.cc46 static_cast<int32_t>(shadow_frame.GetDexPC()) - static_cast<int32_t>(dex_pc); \
74 dex_pc, \
88 instrumentation->Branch(self, shadow_frame.GetMethod(), dex_pc, offset); \
93 dex_pc, \
137 uint32_t dex_pc,
151 dex_pc);
178 uint32_t dex_pc,
184 instrumentation->MethodExitEvent(self, thiz.Ptr(), method, dex_pc, result);
212 uint32_t dex_pc = shadow_frame.GetDexPC(); local
215 const Instruction* inst = Instruction::At(insns + dex_pc);
[all...]
/art/runtime/jit/
H A Dprofiling_info.cc71 InlineCache* ProfilingInfo::GetInlineCache(uint32_t dex_pc) { argument
74 if (cache_[i].dex_pc_ == dex_pc) {
78 LOG(FATAL) << "No inline cache found for " << ArtMethod::PrettyMethod(method_) << "@" << dex_pc;
82 void ProfilingInfo::AddInvokeInfo(uint32_t dex_pc, mirror::Class* cls) { argument
83 InlineCache* cache = GetInlineCache(dex_pc);
/art/runtime/verifier/
H A Dmethod_verifier-inl.h31 inline RegisterLine* MethodVerifier::GetRegLine(uint32_t dex_pc) { argument
32 return reg_table_.GetLine(dex_pc);
H A Dmethod_verifier.h157 uint32_t dex_pc; member in struct:art::verifier::MethodVerifier::DexLockInfo
160 dex_pc = dex_pc_in;
164 // to the locks held at 'dex_pc' in method 'm'.
166 static void FindLocksAtDexPc(ArtMethod* m, uint32_t dex_pc,
184 std::vector<int32_t> DescribeVRegs(uint32_t dex_pc);
195 RegisterLine* GetRegLine(uint32_t dex_pc);
/art/compiler/optimizing/
H A Dnodes_mips.h48 uint32_t dex_pc)
49 : HTemplateInstruction(kMipsPackedSwitch, SideEffects::None(), dex_pc),
96 HIntermediateArrayAddressIndex(HInstruction* index, HInstruction* shift, uint32_t dex_pc) argument
100 dex_pc) {
44 HMipsPackedSwitch(int32_t start_value, int32_t num_entries, HInstruction* input, HMipsComputeBaseMethodAddress* method_base, uint32_t dex_pc) argument
H A Dnodes_x86.h74 uint32_t dex_pc)
75 : HExpression(kX86FPNeg, result_type, SideEffects::None(), dex_pc) {
98 uint32_t dex_pc)
99 : HTemplateInstruction(kX86PackedSwitch, SideEffects::None(), dex_pc),
71 HX86FPNeg(DataType::Type result_type, HInstruction* input, HX86ComputeBaseMethodAddress* method_base, uint32_t dex_pc) argument
94 HX86PackedSwitch(int32_t start_value, int32_t num_entries, HInstruction* input, HX86ComputeBaseMethodAddress* method_base, uint32_t dex_pc) argument
H A Dblock_builder.cc38 : /* fake dex_pc=0 for intrinsic graph */ 1u,
47 HBasicBlock* HBasicBlockBuilder::MaybeCreateBlockAt(uint32_t dex_pc) { argument
48 return MaybeCreateBlockAt(dex_pc, dex_pc);
103 const uint32_t dex_pc = pair.DexPc(); local
108 MaybeCreateBlockAt(dex_pc + instruction.GetTargetOffset());
111 DexSwitchTable table(instruction, dex_pc);
113 MaybeCreateBlockAt(dex_pc + s_it.CurrentTargetOffset());
118 // Store the block under dex_pc of the current key at the switch data
119 // instruction for uniqueness but give it the dex_pc o
155 const uint32_t dex_pc = pair.DexPc(); local
[all...]
H A Dnodes_shared.h34 uint32_t dex_pc = kNoDexPc)
35 : HExpression(kMultiplyAccumulate, type, SideEffects::None(), dex_pc),
71 uint32_t dex_pc = kNoDexPc)
77 dex_pc),
151 HInstruction* index, HInstruction* offset, HInstruction* shift, uint32_t dex_pc)
155 dex_pc) {
204 uint32_t dex_pc = kNoDexPc)
205 : HExpression(kDataProcWithShifterOp, instr->GetType(), SideEffects::None(), dex_pc),
150 HIntermediateAddressIndex( HInstruction* index, HInstruction* offset, HInstruction* shift, uint32_t dex_pc) argument
H A Dsuperblock_cloner_test.cc77 uint32_t dex_pc = 0; local
94 HInstruction* null_check = new (GetAllocator()) HNullCheck(parameter_, dex_pc);
95 HInstruction* array_length = new (GetAllocator()) HArrayLength(null_check, dex_pc);
96 HInstruction* bounds_check = new (GetAllocator()) HBoundsCheck(phi, array_length, dex_pc);
98 new (GetAllocator()) HArrayGet(null_check, bounds_check, DataType::Type::kInt32, dex_pc);
101 new (GetAllocator()) HArraySet(null_check, bounds_check, add, DataType::Type::kInt32, dex_pc);
H A Dstack_map_stream.h112 uint32_t dex_pc; member in struct:art::StackMapStream::StackMapEntry
128 uint32_t dex_pc; // dex::kDexNoIndex for intrinsified native methods. member in struct:art::StackMapStream::InlineInfoEntry
136 void BeginStackMapEntry(uint32_t dex_pc,
149 uint32_t dex_pc,
/art/runtime/
H A Doat_quick_method_header.cc67 const uint32_t dex_pc,
81 LIKELY(is_for_catch_handler) ? code_info.GetCatchStackMapForDexPc(dex_pc, encoding)
82 : code_info.GetStackMapForDexPc(dex_pc, encoding);
89 LOG(FATAL) << "Failed to find native offset for dex pc 0x" << std::hex << dex_pc
66 ToNativeQuickPc(ArtMethod* method, const uint32_t dex_pc, bool is_for_catch_handler, bool abort_on_failure) const argument
H A Dquick_exception_handler.h112 void SetHandlerDexPc(uint32_t dex_pc) { argument
113 handler_dex_pc_ = dex_pc;
/art/libdexfile/dex/
H A Dbytecode_utils.h29 DexSwitchTable(const Instruction& instruction, uint32_t dex_pc) argument
31 dex_pc_(dex_pc),
H A Ddex_instruction_iterator.h48 explicit DexInstructionPcPair(const uint16_t* instructions, uint32_t dex_pc) argument
49 : instructions_(instructions), dex_pc_(dex_pc) {}
67 explicit DexInstructionIteratorBase(const Instruction* inst, uint32_t dex_pc) argument
68 : data_(reinterpret_cast<const uint16_t*>(inst), dex_pc) {}
125 explicit DexInstructionIterator(const uint16_t* inst, uint32_t dex_pc) argument
126 : DexInstructionIteratorBase(Instruction::At(inst), dex_pc) {}
/art/runtime/mirror/
H A Dthrowable.cc117 uintptr_t dex_pc = method_trace->GetElementPtrSize<uintptr_t>(i + depth, ptr_size); local
118 int32_t line_number = method->GetLineNumFromDexPC(dex_pc);
/art/compiler/debug/
H A Delf_debug_line_writer.h231 int dex_pc = pc2dex.to_; local
236 dex_pc,
H A Delf_debug_loc_writer.h139 uint32_t dex_pc = stack_map.GetDexPc(encoding.stack_map.encoding); local
140 if (!(dex_pc_low <= dex_pc && dex_pc < dex_pc_high)) {
/art/dexdump/
H A Ddexdump_cfg.cc82 const uint32_t dex_pc = pair.DexPc(); local
83 if (dex_pc == 0 ||
84 (dex_pc_is_branch_target.find(dex_pc) != dex_pc_is_branch_target.end()) ||
93 dex_pc_to_node_id.insert(std::make_pair(dex_pc, id));
99 dex_pc_to_incl_id.insert(std::make_pair(dex_pc, dex_pc_to_node_id.size() - 1));
109 os << "<" << "p" << dex_pc << ">"; local
110 os << " 0x" << std::hex << dex_pc << std::dec << ": ";
167 const uint32_t dex_pc = pair.DexPc(); local
169 auto it = dex_pc_to_node_id.find(dex_pc);
185 block_start_dex_pc = dex_pc;
193 << " -> node" << last_node_id << ":p" << dex_pc local
[all...]
/art/runtime/gc/
H A Dallocation_record.h45 AllocRecordStackTraceElement(ArtMethod* method, uint32_t dex_pc) argument
47 dex_pc_(dex_pc) {}
109 void SetStackElementAt(size_t index, ArtMethod* m, uint32_t dex_pc) { argument
112 stack_[index].SetDexPc(dex_pc);
/art/runtime/interpreter/mterp/
H A Dmterp.cc588 uint32_t dex_pc = dex_pc_ptr - shadow_frame->GetDexInstructions(); local
589 TraceExecution(*shadow_frame, inst, dex_pc);
1040 uint32_t dex_pc = shadow_frame->GetDexPC(); local
1047 did_osr = jit::Jit::MaybeDoOnStackReplacement(self, method, dex_pc, offset, result);
/art/tools/veridex/
H A Dflow_analysis.cc30 void VeriFlowAnalysis::SetAsBranchTarget(uint32_t dex_pc) { argument
31 if (dex_registers_[dex_pc] == nullptr) {
32 dex_registers_[dex_pc].reset(
37 bool VeriFlowAnalysis::IsBranchTarget(uint32_t dex_pc) { argument
38 return dex_registers_[dex_pc] != nullptr;
41 bool VeriFlowAnalysis::MergeRegisterValues(uint32_t dex_pc) { argument
44 if (!instruction_infos_[dex_pc].has_been_visited) {
45 dex_registers_[dex_pc]->assign(current_registers_.begin(), current_registers_.end());
51 void VeriFlowAnalysis::SetVisited(uint32_t dex_pc) { argument
52 instruction_infos_[dex_pc]
81 const uint32_t dex_pc = pair.DexPc(); local
190 uint32_t dex_pc = work_list.back(); local
[all...]
/art/runtime/jdwp/
H A Djdwp.h80 uint32_t dex_pc; member in struct:art::JDWP::EventLocation
90 uint64_t dex_pc; member in struct:art::JDWP::JdwpLocation

Completed in 4419 milliseconds

123