Searched defs:imm7 (Results 1 - 4 of 4) sorted by relevance
/external/llvm/lib/Target/Sparc/Disassembler/ |
H A D | SparcDisassembler.cpp | 644 unsigned imm7 = 0; local 646 imm7 = fieldFromInstruction(insn, 0, 7); 657 MI.addOperand(MCOperand::createImm(imm7));
|
/external/v8/src/arm64/ |
H A D | assembler-arm64-inl.h | 1121 Instr Assembler::ImmLSPair(int imm7, LSDataSize size) { argument 1122 DCHECK(((imm7 >> size) << size) == imm7); 1123 int scaled_imm7 = imm7 >> size; 1147 Instr Assembler::ImmHint(int imm7) { argument 1148 DCHECK(is_uint7(imm7)); 1149 return imm7 << ImmHint_offset;
|
/external/vixl/src/aarch64/ |
H A D | assembler-aarch64.h | 2785 static Instr ImmLSPair(int64_t imm7, unsigned access_size) { argument 2786 VIXL_ASSERT(IsMultiple(imm7, 1 << access_size)); 2787 int64_t scaled_imm7 = imm7 / (1 << access_size); 2812 static Instr ImmHint(int imm7) { argument 2813 VIXL_ASSERT(IsUint7(imm7)); 2814 return imm7 << ImmHint_offset;
|
/external/valgrind/VEX/priv/ |
H A D | guest_arm64_toIR.c | 4875 x0 101 0001 L imm7 Rt2 Rn Rt1 mmP Rt1,Rt2, [Xn|SP], #imm 4878 x0 101 0011 L imm7 Rt2 Rn Rt1 mmP Rt1,Rt2, [Xn|SP, #imm]! 4881 x0 101 0010 L imm7 Rt2 Rn Rt1 mmP Rt1,Rt2, [Xn|SP, #imm] 4995 01 101 0001 1 imm7 Rt2 Rn Rt1 LDPSW Rt1,Rt2, [Xn|SP], #imm 4998 01 101 0011 1 imm7 Rt2 Rn Rt1 LDPSW Rt1,Rt2, [Xn|SP, #imm]! 5001 01 101 0010 1 imm7 Rt2 Rn Rt1 LDPSW Rt1,Rt2, [Xn|SP, #imm] 5392 sz 101 1000 L imm7 t2 n t1 mmNP SDQt1, SDQt2, [Xn|SP, #imm] 5395 sz 101 1001 L imm7 t2 n t1 mmP SDQt1, SDQt2, [Xn|SP], #imm 5398 sz 101 1010 L imm7 t2 n t1 mmP SDQt1, SDQt2, [Xn|SP, #imm] 5401 sz 101 1011 L imm7 t 7180 UInt imm7 = INSN(11,5); local [all...] |
Completed in 161 milliseconds