/art/runtime/ |
H A D | common_dex_operations.h | 209 std::string temp1, temp2, temp3; local 213 field_class->GetDescriptor(&temp2),
|
H A D | class_linker_test.cc | 279 std::string temp2; local 281 klass->GetDescriptor(&temp2)));
|
/art/runtime/interpreter/ |
H A D | interpreter_switch_impl.cc | 416 std::string temp1, temp2; local 420 return_type->GetDescriptor(&temp2));
|
H A D | interpreter_common.cc | 1344 std::string temp1, temp2; local 1349 arg_type->GetDescriptor(&temp2));
|
/art/compiler/optimizing/ |
H A D | intrinsics_mips64.cc | 1668 GpuRegister temp2 = locations->GetTemp(1).AsRegister<GpuRegister>(); local 1708 __ Lw(temp2, arg, class_offset); 1709 __ Bnec(temp1, temp2, &return_false); 1714 __ Lw(temp2, arg, count_offset); 1717 __ Bnec(temp1, temp2, &return_false); 1733 __ Dext(temp2, temp1, 0, 1); // Extract compression flag. 1735 __ Sllv(temp1, temp1, temp2); // Double the byte count if uncompressed. 1742 __ Ld(temp2, temp3, value_offset); 1743 __ Bnec(out, temp2, &return_false);
|
H A D | intrinsics_arm64.cc | 1320 Register temp2 = WRegisterFrom(locations->GetTemp(2)); local 1354 __ Ldr(temp2, HeapOperand(arg, count_offset)); 1357 __ Lsr(temp1, temp2, 1u); 1372 __ Eor(temp2, temp2, Operand(temp3)); 1376 __ Tbnz(temp2, 0, &different_compression); // Does not use flags. 1396 // Promote temp2 to an X reg, ready for LDR. 1397 temp2 = temp2.X(); 1402 __ Ldr(temp2, MemOperan 1651 Register temp2 = XRegisterFrom(locations->GetTemp(0)); local 1684 Register temp2 = XRegisterFrom(locations->GetTemp(0)); local 2477 Register temp2 = WRegisterFrom(locations->GetTemp(1)); local [all...] |
H A D | intrinsics_arm_vixl.cc | 529 vixl32::Register temp2 = RegisterFrom(invoke->GetLocations()->GetTemp(0)); local 553 __ Vmov(temp2, op2); 555 __ Orr(temp1, temp1, temp2); 557 __ And(temp1, temp1, temp2); 808 vixl32::SRegister temp2 = HighSRegisterFrom(invoke->GetLocations()->GetTemp(0)); local 824 __ Vmov(temp2, 0.5); 826 __ Vcmp(F32, temp1, temp2); 1482 const vixl32::Register temp2 = RegisterFrom(locations->GetTemp(2)); local 1513 __ Ldr(temp2, MemOperand(arg, count_offset)); 1516 __ Lsr(temp1, temp2, 1579 const vixl32::Register temp2 = RegisterFrom(locations->GetTemp(2)); local 1890 vixl32::Register temp2 = scratch_scope.Acquire(); local 1925 vixl32::Register temp2 = scratch_scope.Acquire(); local 2229 vixl32::Register temp2 = RegisterFrom(temp2_loc); local 2554 GenSystemArrayCopyBaseAddress(GetAssembler(), type, dest, dest_pos, temp2); local 2574 GenSystemArrayCopyBaseAddress(GetAssembler(), type, dest, dest_pos, temp2); local [all...] |
H A D | intrinsics_mips.cc | 2093 Register temp2 = locations->GetTemp(1).AsRegister<Register>(); local 2132 __ Lw(temp2, arg, class_offset); 2133 __ Bne(temp1, temp2, &return_false); 2138 __ Lw(temp2, arg, count_offset); 2141 __ Bne(temp1, temp2, &return_false); 2159 __ Ext(temp2, temp1, 0, 1); 2161 __ Sll(temp2, temp1, 31); 2162 __ Srl(temp2, temp2, 31); 2165 __ Sllv(temp1, temp1, temp2); // Doubl [all...] |
H A D | intrinsics_x86.cc | 110 Register temp2 = locations->GetTemp(1).AsRegister<Register>(); variable 114 // In this code path, registers `temp1`, `temp2`, and `temp3` 132 __ movl(temp2, Address(src, temp1, ScaleFactor::TIMES_4, adjusted_offset)); 134 __ leal(temp2, Address(src_pos.AsRegister<Register>(), temp1, ScaleFactor::TIMES_1, 0)); 135 __ movl(temp2, Address(src, temp2, ScaleFactor::TIMES_4, offset)); 137 __ MaybeUnpoisonHeapReference(temp2); 145 DCHECK_NE(temp2, ESP); 146 DCHECK(0 <= temp2 && temp2 < kNumberOfCpuRegister 155 __ movl(Address(dest, temp1, ScaleFactor::TIMES_4, adjusted_offset), temp2); variable 158 __ movl(Address(dest, temp3, ScaleFactor::TIMES_4, offset), temp2); variable 220 XmmRegister temp2 = locations->GetTemp(1).AsFpuRegister<XmmRegister>(); local 2214 XmmRegister temp2 = locations->GetTemp(1).AsFpuRegister<XmmRegister>(); local 2352 Register temp2 = locations->GetTemp(1).AsRegister<Register>(); local 2915 Register temp2 = temp2_loc.AsRegister<Register>(); local 3240 GenSystemArrayCopyBaseAddress(GetAssembler(), type, dest, dest_pos, temp2); local 3258 GenSystemArrayCopyBaseAddress(GetAssembler(), type, dest, dest_pos, temp2); local [all...] |
H A D | intrinsics_x86_64.cc | 1181 CpuRegister temp2 = temp2_loc.AsRegister<CpuRegister>(); local 1286 // /* HeapReference<Class> */ temp2 = src->klass_ 1289 // If heap poisoning is enabled, `temp1` and `temp2` have been 1295 // /* HeapReference<Class> */ temp2 = src->klass_ 1296 __ movl(temp2, Address(src, class_offset)); 1302 __ MaybeUnpoisonHeapReference(temp2); 1333 // /* HeapReference<Class> */ TMP = temp2->component_type_ 1335 invoke, TMP_loc, temp2, component_offset, /* needs_null_check */ false); 1341 // /* HeapReference<Class> */ TMP = temp2->component_type_ 1342 __ movl(CpuRegister(TMP), Address(temp2, component_offse 1414 GetAssembler(), type, src, src_pos, dest, dest_pos, length, temp1, temp2, temp3); local 2423 CpuRegister temp2 = locations->GetTemp(1).AsRegister<CpuRegister>(); local 2601 CpuRegister temp2 = locations->GetTemp(1).AsRegister<CpuRegister>(); local [all...] |
H A D | code_generator_arm64.cc | 2995 Register temp2 = temps.AcquireSameSizeAs(array); local 3007 // /* HeapReference<Class> */ temp2 = value->klass_ 3008 __ Ldr(temp2, HeapOperand(Register(value), class_offset)); 3010 // nor `temp2`, as we are comparing two poisoned references. 3011 __ Cmp(temp, temp2); 3012 temps.Release(temp2); 3033 Register temp2 = temps.AcquireSameSizeAs(array); local 3035 __ Mov(temp2, value.W()); 3036 GetAssembler()->PoisonHeapReference(temp2); 3037 source = temp2; 3523 Register temp2 = temps.AcquireX(); local [all...] |
H A D | code_generator_arm_vixl.cc | 1024 vixl32::Register temp2, 1033 temp2_(temp2) { 4396 vixl32::Register temp2 = RegisterFrom(locations->GetTemp(1)); local 4405 __ Smull(temp2, temp1, dividend, temp1); 4422 __ Mov(temp2, imm); 4423 __ Mls(out, temp1, temp2, dividend); 5375 vixl32::Register temp2, 5392 __ ldrexd(temp1, temp2, MemOperand(addr)); 6397 vixl32::Register temp2 = RegisterFrom(temp2_loc); local 6450 // /* HeapReference<Class> */ temp2 1015 LoadReferenceWithBakerReadBarrierAndUpdateFieldSlowPathARMVIXL( HInstruction* instruction, Location ref, vixl32::Register obj, uint32_t offset, Location index, ScaleFactor scale_factor, bool needs_null_check, vixl32::Register temp1, vixl32::Register temp2, Location entrypoint = Location::NoLocation()) argument 5370 GenerateWideAtomicStore(vixl32::Register addr, uint32_t offset, vixl32::Register value_lo, vixl32::Register value_hi, vixl32::Register temp1, vixl32::Register temp2, HInstruction* instruction) argument 7009 vixl32::DRegister temp2 = temps.AcquireD(); local 8657 UpdateReferenceFieldWithBakerReadBarrier(HInstruction* instruction, Location ref, vixl32::Register obj, Location field_offset, Location temp, bool needs_null_check, vixl32::Register temp2) argument [all...] |
H A D | code_generator_mips.cc | 2990 Register temp2 = TMP; // Doesn't need to survive slow path. local 3030 // /* HeapReference<Class> */ temp2 = value->klass_ 3031 __ LoadFromOffset(kLoadWord, temp2, value, class_offset); 3033 // nor `temp2`, as we are comparing two poisoned references. 3037 __ Beq(temp1, temp2, &do_put); 3049 __ Bne(temp1, temp2, slow_path->GetEntryLabel());
|
H A D | code_generator_x86.cc | 4981 XmmRegister temp2 = locations->GetTemp(1).AsFpuRegister<XmmRegister>(); local 4983 __ movd(temp2, value.AsRegisterPairHigh<Register>()); 4984 __ punpckldq(temp1, temp2);
|
H A D | code_generator_x86_64.cc | 556 CpuRegister temp2) 563 temp2_(temp2) { 6631 CpuRegister* temp2) { 6690 DCHECK(temp2 != nullptr); 6692 instruction, ref, obj, src, /* unpoison_ref_before_marking */ true, *temp1, *temp2); 550 ReadBarrierMarkAndUpdateFieldSlowPathX86_64(HInstruction* instruction, Location ref, CpuRegister obj, const Address& field_addr, bool unpoison_ref_before_marking, CpuRegister temp1, CpuRegister temp2) argument 6624 GenerateReferenceLoadWithBakerReadBarrier(HInstruction* instruction, Location ref, CpuRegister obj, const Address& src, bool needs_null_check, bool always_update_field, CpuRegister* temp1, CpuRegister* temp2) argument
|
/art/runtime/mirror/ |
H A D | class.cc | 435 std::string temp1, temp2; local 436 return IsInSamePackage(klass1->GetDescriptor(&temp1), klass2->GetDescriptor(&temp2));
|