/external/perf_data_converter/src/quipper/ |
H A D | binary_data_utils_test.cc | 22 TEST(BinaryDataUtilsTest, Align) { 23 EXPECT_EQ(12, Align<4>(10)); 24 EXPECT_EQ(12, Align<4>(12)); 25 EXPECT_EQ(16, Align<4>(13)); 26 EXPECT_EQ(100, Align<4>(97)); 27 EXPECT_EQ(100, Align<4>(100)); 28 EXPECT_EQ(104, Align<8>(100)); 29 EXPECT_EQ(112, Align<8>(108)); 30 EXPECT_EQ(112, Align<8>(112)); 32 EXPECT_EQ(12, Align<uint32_ [all...] |
/external/llvm/lib/Target/AMDGPU/ |
H A D | AMDGPUMachineFunction.h | 27 uint64_t allocateKernArg(uint64_t Size, unsigned Align) { argument 28 assert(isPowerOf2_32(Align)); 29 KernArgSize = alignTo(KernArgSize, Align); 34 MaxKernArgAlign = std::max(Align, MaxKernArgAlign);
|
/external/llvm/lib/Support/ |
H A D | Allocator.cpp | 33 size_t Align, 36 << "Recycler element alignment: " << Align << '\n' 32 PrintRecyclerStats(size_t Size, size_t Align, size_t FreeListSize) argument
|
/external/llvm/include/llvm/Support/ |
H A D | RecyclingAllocator.h | 26 size_t Size = sizeof(T), size_t Align = AlignOf<T>::Alignment> 31 Recycler<T, Size, Align> Base; 62 template<class AllocatorType, class T, size_t Size, size_t Align> 65 T, Size, Align> &Allocator) { 70 template<class AllocatorType, class T, size_t Size, size_t Align> 73 T, Size, Align> &A) {
|
H A D | Recycler.h | 29 void PrintRecyclerStats(size_t Size, size_t Align, size_t FreeListSize); 35 template<class T, size_t Size = sizeof(T), size_t Align = AlignOf<T>::Alignment> 83 static_assert(AlignOf<SubClass>::Alignment <= Align, 88 : static_cast<SubClass *>(Allocator.Allocate(Size, Align)); 104 template <class T, size_t Size, size_t Align> 105 void Recycler<T, Size, Align>::PrintStats() { 109 PrintRecyclerStats(Size, Align, S);
|
/external/swiftshader/third_party/LLVM/include/llvm/Support/ |
H A D | RecyclingAllocator.h | 26 size_t Size = sizeof(T), size_t Align = AlignOf<T>::Alignment> 31 Recycler<T, Size, Align> Base; 59 template<class AllocatorType, class T, size_t Size, size_t Align> 62 T, Size, Align> &Allocator) { 66 template<class AllocatorType, class T, size_t Size, size_t Align> 69 T, Size, Align> &A) {
|
/external/libchrome/base/ |
H A D | bits_unittest.cc | 52 TEST(BitsTest, Align) { 54 EXPECT_EQ(0ul, Align(0, 4)); 55 EXPECT_EQ(4ul, Align(1, 4)); 56 EXPECT_EQ(4096ul, Align(1, 4096)); 57 EXPECT_EQ(4096ul, Align(4096, 4096)); 58 EXPECT_EQ(4096ul, Align(4095, 4096)); 59 EXPECT_EQ(8192ul, Align(4097, 4096)); 60 EXPECT_EQ(kSizeTMax - 31, Align(kSizeTMax - 62, 32)); 61 EXPECT_EQ(kSizeTMax / 2 + 1, Align(1, kSizeTMax / 2 + 1));
|
/external/llvm/lib/Analysis/ |
H A D | Loads.cpp | 28 static bool isAligned(const Value *Base, const APInt &Offset, unsigned Align, argument 39 APInt Alignment(Offset.getBitWidth(), Align); 45 static bool isAligned(const Value *Base, unsigned Align, const DataLayout &DL) { argument 49 return isAligned(Base, Offset, Align, DL); 55 const Value *V, unsigned Align, const APInt &Size, const DataLayout &DL, 63 return isDereferenceableAndAlignedPointer(BC->getOperand(0), Align, Size, 72 return isAligned(V, Align, DL); 81 !Offset.urem(APInt(Offset.getBitWidth(), Align)).isMinValue()) 86 // pointer is aligned to Align bytes, and the Offset is divisible by Align 54 isDereferenceableAndAlignedPointer( const Value *V, unsigned Align, const APInt &Size, const DataLayout &DL, const Instruction *CtxI, const DominatorTree *DT, SmallPtrSetImpl<const Value *> &Visited) argument 113 isDereferenceableAndAlignedPointer(const Value *V, unsigned Align, const DataLayout &DL, const Instruction *CtxI, const DominatorTree *DT) argument 185 isSafeToLoadUnconditionally(Value *V, unsigned Align, const DataLayout &DL, Instruction *ScanFrom, const DominatorTree *DT) argument [all...] |
/external/libmojo/mojo/public/cpp/bindings/lib/ |
H A D | fixed_buffer.cc | 13 size = internal::Align(size);
|
/external/llvm/lib/Target/ARM/ |
H A D | ARMSelectionDAGInfo.h | 43 SDValue Size, unsigned Align, bool isVolatile, 51 unsigned Align, bool isVolatile, 58 SDValue Op3, unsigned Align, bool isVolatile, 63 SDValue Size, unsigned Align,
|
/external/llvm/lib/Target/Hexagon/ |
H A D | HexagonSelectionDAGInfo.h | 25 SDValue Size, unsigned Align, bool isVolatile,
|
/external/llvm/lib/Target/Lanai/ |
H A D | LanaiSelectionDAGInfo.cpp | 24 SDValue Size, unsigned Align, bool isVolatile, bool AlwaysInline, 22 EmitTargetCodeForMemcpy( SelectionDAG &DAG, const SDLoc &dl, SDValue Chain, SDValue Dst, SDValue Src, SDValue Size, unsigned Align, bool isVolatile, bool AlwaysInline, MachinePointerInfo DstPtrInfo, MachinePointerInfo SrcPtrInfo) const argument
|
H A D | LanaiSelectionDAGInfo.h | 28 SDValue Size, unsigned Align, bool isVolatile,
|
/external/swiftshader/third_party/LLVM/include/llvm/Analysis/ |
H A D | Loads.h | 29 unsigned Align, const TargetData *TD = 0);
|
/external/llvm/lib/Target/NVPTX/ |
H A D | NVPTXPrologEpilogPass.cpp | 90 unsigned Align = MFI->getObjectAlignment(FrameIdx); local 94 MaxAlign = std::max(MaxAlign, Align); 97 Offset = (Offset + Align - 1) / Align * Align; 161 unsigned Align = MFI->getLocalFrameMaxAlign(); local 164 Offset = (Offset + Align - 1) / Align * Align; 179 MaxAlign = std::max(Align, MaxAlig [all...] |
/external/llvm/lib/Target/X86/ |
H A D | X86TargetObjectFile.cpp | 135 unsigned &Align) const { 142 if (Align <= 4) { 144 Align = 4; 147 if (Align <= 8) { 149 Align = 8; 152 if (Align <= 16) { 154 Align = 16; 157 if (Align <= 32) { 159 Align = 32; 169 return TargetLoweringObjectFile::getSectionForConstant(DL, Kind, C, Align); [all...] |
H A D | X86SelectionDAGInfo.h | 37 SDValue Size, unsigned Align, bool isVolatile, 42 SDValue Size, unsigned Align, bool isVolatile,
|
/external/libchrome/base/trace_event/ |
H A D | heap_profiler_allocation_register_posix.cc | 30 size = bits::Align(size, GetPageSize()); 52 size_t size = bits::Align(allocated_size, GetPageSize()) + GetGuardSize();
|
/external/llvm/include/llvm/Analysis/ |
H A D | Loads.h | 38 bool isDereferenceableAndAlignedPointer(const Value *V, unsigned Align, 52 bool isSafeToLoadUnconditionally(Value *V, unsigned Align,
|
/external/swiftshader/third_party/LLVM/lib/Target/ARM/ |
H A D | ARMSelectionDAGInfo.h | 51 SDValue Size, unsigned Align, 61 SDValue Op3, unsigned Align,
|
/external/swiftshader/third_party/LLVM/lib/Target/PTX/ |
H A D | PTXSelectionDAGInfo.h | 36 SDValue Size, unsigned Align, 45 SDValue Op3, unsigned Align,
|
/external/swiftshader/third_party/LLVM/lib/Target/X86/ |
H A D | X86SelectionDAGInfo.h | 40 SDValue Size, unsigned Align, 48 SDValue Size, unsigned Align,
|
/external/swiftshader/third_party/llvm-subzero/include/llvm/Support/ |
H A D | FormatVariadic.h | 51 ReplacementItem(StringRef Spec, size_t Index, size_t Align, AlignStyle Where, argument 53 : Type(ReplacementType::Format), Spec(Spec), Index(Index), Align(Align), 59 size_t Align = 0; member in struct:llvm::ReplacementItem 86 size_t &Align, char &Pad); 112 FmtAlign Align(*W, R.Where, R.Align); 113 Align.format(S, R.Options);
|
/external/llvm/include/llvm/MC/ |
H A D | MCSymbolMachO.h | 114 if (unsigned Align = getCommonAlignment()) { 115 unsigned Log2Size = Log2_32(Align); 116 assert((1U << Log2Size) == Align && "Invalid 'common' alignment!"); 119 Twine(Align) + "' for '" + getName() + "'",
|
/external/llvm/lib/Target/AArch64/ |
H A D | AArch64SelectionDAGInfo.h | 25 SDValue Size, unsigned Align, bool isVolatile,
|