/external/libxaac/decoder/armv7/ |
H A D | ixheaacd_calcmaxspectralline.s | 44 VORR Q3, Q0, Q3 46 VORR Q3, Q1, Q3
|
H A D | ixheaacd_esbr_fwd_modulation.s | 43 VSHR.S32 Q3, Q3, #4 52 VQSUB.S32 Q5, Q1, Q3 55 VADD.S32 Q7, Q1, Q3 91 VQSUB.S64 Q1, Q3, Q4
|
H A D | ixheaacd_dct3_32.s | 64 VLD1.32 {Q3}, [R9]! 68 VSHR.S32 Q3, Q3, #7 81 VSUB.I32 Q5, Q3, Q4 114 VLD1.32 {Q3}, [R9]! 117 VSHR.S32 Q3, Q3, #7 125 VSUB.I32 Q5, Q3, Q4 145 VLD1.32 {Q3}, [R9]! 160 VSHR.S32 Q3, Q [all...] |
H A D | ixheaacd_no_lap1.s | 52 VQNEG.S32 Q3, Q3 59 VQSHL.S32 Q12, Q3, Q1 84 VQNEG.S32 Q3, Q3 91 VQSHL.S32 Q12, Q3, Q1
|
H A D | ixheaacd_post_twiddle_overlap.s | 199 VLD2.32 {Q2, Q3}, [R8]! 308 VMULL.U16 Q3, D2, D13 317 VSHR.U32 Q3, Q3, #16 320 VMLAL.S16 Q3, D3, D13 360 VQSHL.S32 Q3, Q3, Q8 363 VQSUB.S32 Q3, Q3, Q13 403 VQSHL.S32 Q3, Q [all...] |
H A D | ixheaacd_mps_synt_post_twiddle.s | 39 VMULL.S32 Q3, D13, D3 44 VSHRN.I64 D6, Q3, #31
|
H A D | ixheaacd_mps_synt_pre_twiddle.s | 39 VMULL.S32 Q3, D0, D3 44 VSHRN.I64 D6, Q3, #31
|
H A D | ixheaacd_overlap_add1.s | 49 VREV64.32 Q3, Q3 51 VQNEG.S32 Q0, Q3 106 VREV64.32 Q3, Q3 108 VQNEG.S32 Q0, Q3 149 VREV64.32 Q3, Q3 161 VQNEG.S32 Q0, Q3 212 VREV64.32 Q3, Q [all...] |
H A D | ia_xheaacd_mps_mulshift.s | 32 VLD1.32 {Q2, Q3}, [R1]! @LOADING values from R1
|
H A D | ixheaacd_dec_DCT2_64_asm.s | 87 VLD2.32 {Q2, Q3}, [R5]! 91 VREV64.32 Q3, Q3 96 VSUB.I32 Q11, Q3, Q1 98 VADD.I32 Q10, Q3, Q1 118 VLD2.32 {Q2, Q3}, [R5]! 125 VREV64.32 Q3, Q3 143 VSUB.I32 Q11, Q3, Q1 145 VADD.I32 Q10, Q3, Q [all...] |
H A D | ixheaacd_post_twiddle.s | 185 VMULL.U16 Q3, D16, D10 195 VSHR.U32 Q3, Q3, #16 199 VMLAL.S16 Q3, D17, D10 205 VNEG.S32 Q8, Q3 293 VMULL.U16 Q3, D16, D10 303 VSHR.U32 Q3, Q3, #16 307 VMLAL.S16 Q3, D17, D10 311 VNEG.S32 Q8, Q3 [all...] |
H A D | ia_xheaacd_mps_reoder_mulshift_acc.s | 60 VLD1.32 {Q2, Q3}, [R9]! @LOADING values from R1 Si_fix 104 VLD1.32 {Q2, Q3}, [R9]! @LOADING values from R1 Si_fix 148 VLD1.32 {Q2, Q3}, [R9]! @LOADING values from R1 Si_fix 192 VLD1.32 {Q2, Q3}, [R9]! @LOADING values from R1 Si_fix
|
H A D | ixheaacd_esbr_cos_sin_mod_loop1.s | 81 VQSUB.S64 Q1, Q4, Q3 133 VQSUB.S64 Q1, Q4, Q3
|
H A D | ixheaacd_esbr_cos_sin_mod_loop2.s | 136 VQSUB.S64 Q7, Q4, Q3 137 VQSUB.S64 Q8, Q3, Q4
|
/external/clang/test/CodeGen/ |
H A D | partial-reinitialization1.c | 34 struct Q3 { struct in struct:P3 45 // CHECK: @l3 = global %struct.P3 { %struct.Q3 { %struct.R1 { i32 1, i32 2, i32 3 }, %struct.R2 { i32 0, i32 10, i32 0 } } } 47 (struct Q3){ { 1, 2, 3 }, { 4, 5, 6 } },
|
/external/libxaac/decoder/ |
H A D | ixheaacd_constants.h | 29 #define Q3 8 macro
|
/external/fdlibm/ |
H A D | s_expm1.c | 39 * R1(z) ~ 1.0 + Q1*z + Q2*z**2 + Q3*z**3 + Q4*z**4 + Q5*z**5 42 * Q3 = -9.9206344733435987357E-6, 125 Q3 = -7.93650757867487942473e-05, /* BF14CE19 9EAADBB7 */ variable 187 r1 = one+hxs*(Q1+hxs*(Q2+hxs*(Q3+hxs*(Q4+hxs*Q5))));
|
/external/libhevc/common/arm/ |
H A D | ihevc_sao_edge_offset_class0_chroma.s | 101 VMOV.I16 Q3,#255 @const_max_clip = vdupq_n_u16((1 << bit_depth) - 1) 241 VMIN.U16 Q9,Q9,Q3 @pi2_tmp_cur_row.val[0] = vreinterpretq_s16_u16(vminq_u16(vreinterpretq_u16_s16(pi2_tmp_cur_row.val[0]), const_max_clip)) 248 VMIN.U16 Q6,Q6,Q3 @pi2_tmp_cur_row.val[1] = vreinterpretq_s16_u16(vminq_u16(vreinterpretq_u16_s16(pi2_tmp_cur_row.val[1]), const_max_clip)) 267 VMIN.U16 Q14,Q14,Q3 @II pi2_tmp_cur_row.val[0] = vreinterpretq_s16_u16(vminq_u16(vreinterpretq_u16_s16(pi2_tmp_cur_row.val[0]), const_max_clip)) 276 VMIN.U16 Q15,Q15,Q3 @II pi2_tmp_cur_row.val[1] = vreinterpretq_s16_u16(vminq_u16(vreinterpretq_u16_s16(pi2_tmp_cur_row.val[1]), const_max_clip)) 403 VMIN.U16 Q9,Q9,Q3 @pi2_tmp_cur_row.val[0] = vreinterpretq_s16_u16(vminq_u16(vreinterpretq_u16_s16(pi2_tmp_cur_row.val[0]), const_max_clip)) 428 VMIN.U16 Q12,Q12,Q3 @II pi2_tmp_cur_row.val[0] = vreinterpretq_s16_u16(vminq_u16(vreinterpretq_u16_s16(pi2_tmp_cur_row.val[0]), const_max_clip))
|
H A D | ihevc_sao_edge_offset_class0.s | 96 VMOV.I16 Q3,#255 @const_max_clip = vdupq_n_u16((1 << bit_depth) - 1) 231 VMIN.U16 Q9,Q9,Q3 @pi2_tmp_cur_row.val[0] = vreinterpretq_s16_u16(vminq_u16(vreinterpretq_u16_s16(pi2_tmp_cur_row.val[0]), const_max_clip)) 242 VMIN.U16 Q7,Q7,Q3 @pi2_tmp_cur_row.val[1] = vreinterpretq_s16_u16(vminq_u16(vreinterpretq_u16_s16(pi2_tmp_cur_row.val[1]), const_max_clip)) 251 VMIN.U16 Q0,Q0,Q3 @II pi2_tmp_cur_row.val[0] = vreinterpretq_s16_u16(vminq_u16(vreinterpretq_u16_s16(pi2_tmp_cur_row.val[0]), const_max_clip)) 258 VMIN.U16 Q14,Q14,Q3 @II pi2_tmp_cur_row.val[1] = vreinterpretq_s16_u16(vminq_u16(vreinterpretq_u16_s16(pi2_tmp_cur_row.val[1]), const_max_clip)) 334 VMIN.U16 Q14,Q14,Q3 @pi2_tmp_cur_row.val[0] = vreinterpretq_s16_u16(vminq_u16(vreinterpretq_u16_s16(pi2_tmp_cur_row.val[0]), const_max_clip))
|
/external/libavc/common/arm/ |
H A D | ih264_ihadamard_scaling_a9.s | 127 vswp d7, d10 @Q3 = x5, Q5 = x7 144 vmul.s32 q3, q3, q9 @ Q3 = p[i] = (x[i] * trns_coeff[i]) where i = 12..15 149 vshl.s32 q3, q3, q10 @ Q3 = q[i] = (p[i] << (qP/6)) where i = 12..15
|
H A D | ih264_iquant_itrans_recon_a9.s | 150 vmull.s16 q3, d19, d23 @ Q3 = p[i] = (x[i] * trns_coeff[i]) where i = 12..15 155 vshl.s32 q3, q3, q15 @ Q3 = q[i] = (p[i] << (qP/6)) where i = 12..15 323 vmull.s16 q3, d19, d23 @ Q3 = p[i] = (x[i] * trns_coeff[i]) where i = 12..15 328 vshl.s32 q3, q3, q15 @ Q3 = q[i] = (p[i] << (qP/6)) where i = 12..15 513 vmull.s16 q3, d19, d23 @ Q3 = p[i] = (x[i] * trns_coeff[i]) where i = 12..15 521 vshl.s32 q3, q3, q15 @ Q3 = q[i] = (p[i] << (qP/6)) where i = 12..15 602 vswp d3, d10 @ Q2/Q3 = Row order x2/x3 682 vsub.s16 q3, q8, q5 @ Q3 = x6 699 vswp.s16 q3, q6 @ Q3 = x3, Q6 = x6 718 vswp d3, d10 @ Q2/Q3 [all...] |
/external/llvm/lib/Target/AArch64/ |
H A D | AArch64CallingConvention.h | 41 AArch64::Q3, AArch64::Q4, AArch64::Q5,
|
/external/skia/tests/ |
H A D | PathOpsCubicLineIntersectionIdeas.cpp | 126 double Q3 = Q * Q * Q; 127 double R2MinusQ3 = R2 - Q3;
|
/external/skqp/tests/ |
H A D | PathOpsCubicLineIntersectionIdeas.cpp | 126 double Q3 = Q * Q * Q; 127 double R2MinusQ3 = R2 - Q3;
|
/external/libhevc/decoder/arm/ |
H A D | ihevcd_fmt_conv_420sp_to_rgba8888.s | 182 VSUBL.U8 Q3,D3,D1 @//(V-128) 191 @//NEED TO MULTIPLY WITH Q2,Q3 WITH CO-EEFICIENTS 261 VADDW.U8 Q9,Q6,D28 @//Q3 - HAS Y + G 319 VSUBL.U8 Q3,D3,D1 @//(V-128) 322 @//NEED TO MULTIPLY WITH Q2,Q3 WITH CO-EEFICIENTS 392 VADDW.U8 Q9,Q6,D28 @//Q3 - HAS Y + G
|