/external/llvm/lib/Target/AMDGPU/ |
H A D | R600Defines.h | 33 TEX = (1 << 1), enumerator in enum:R600_InstFlag::TIF
|
/external/mesa3d/src/gallium/state_trackers/nine/ |
H A D | nine_shader.c | 752 * For now we only apply to the ps TEX instruction and TEXBEM. 1516 "TEX", 2815 DECL_SPECIAL(TEX) 2958 _OPI(TEX, TEX, V(0,0), V(0,0), V(0,0), V(1,3), 1, 0, SPECIAL(TEX)), 2959 _OPI(TEX, TEX, V(0,0), V(0,0), V(1,4), V(1,4), 1, 1, SPECIAL(TEXLD_14)), 2960 _OPI(TEX, TEX, [all...] |
/external/mesa3d/src/gallium/auxiliary/tgsi/ |
H A D | tgsi_opcode_tmp.h | 103 OP12_TEX(TEX)
|
/external/mesa3d/src/mesa/program/ |
H A D | program_lexer.l | 226 TEX{sat} { return_opcode(require_ARB_fp, SAMPLE_OP, TEX, 3); }
|
/external/swiftshader/src/Shader/ |
H A D | PixelPipeline.hpp | 88 void TEX(Vector4s &dst, Float4 &u, Float4 &v, Float4 &s, int stage, bool project);
|
H A D | PixelProgram.hpp | 109 void TEX(Vector4f &dst, Vector4f &src0, const Src &src1, bool project, bool bias);
|
H A D | VertexProgram.hpp | 110 void TEX(Vector4f &dst, Vector4f &src, const Src&);
|
H A D | PixelPipeline.cpp | 166 TEX(d, x, y, z, dst.index, false); 174 TEX(d, x, y, z, dst.index, src0.modifier == Shader::MODIFIER_DZ || src0.modifier == Shader::MODIFIER_DW); 178 TEX(d, x, y, w, dst.index, src0.modifier == Shader::MODIFIER_DZ || src0.modifier == Shader::MODIFIER_DW); 1677 void PixelPipeline::TEX(Vector4s &dst, Float4 &u, Float4 &v, Float4 &s, int sampler, bool project)
|
H A D | PixelProgram.cpp | 286 case Shader::OPCODE_TEX: TEX(d, s0, src1, project, bias); break; 1118 void PixelProgram::TEX(Vector4f &dst, Vector4f &src0, const Src &src1, bool project, bool bias) function in class:sw::PixelProgram
|
H A D | VertexProgram.cpp | 332 case Shader::OPCODE_TEX: TEX(d, s0, src1); break; 1515 void VertexProgram::TEX(Vector4f &dst, Vector4f &src0, const Src &src1) function in class:sw::VertexProgram
|
/external/mesa3d/src/gallium/drivers/nouveau/codegen/ |
H A D | nv50_ir_from_tgsi.cpp | 746 NV50_IR_OPCODE_CASE(TEX, TEX); 748 NV50_IR_OPCODE_CASE(TXP, TEX); 838 NV50_IR_OPCODE_CASE(SAMPLE, TEX); 840 NV50_IR_OPCODE_CASE(SAMPLE_C, TEX); 841 NV50_IR_OPCODE_CASE(SAMPLE_C_LZ, TEX); 860 NV50_IR_OPCODE_CASE(TEX2, TEX); 2167 // order of TGSI TEX sources: x y z layer shadow lod/bias
|
/external/mesa3d/src/gallium/drivers/nouveau/nv30/ |
H A D | nvfx_fragprog.c | 754 nvfx_fp_emit(fpc, tex(sat, TEX, unit, dst, mask, src[0], none, none)); 775 else /* unsupported on nv30, use TEX and hope they like it */ 776 nvfx_fp_emit(fpc, tex(sat, TEX, unit, dst, mask, src[0], none, none));
|
/external/mesa3d/src/gallium/drivers/etnaviv/ |
H A D | etnaviv_compiler.c | 1792 INSTR(TEX, trans_sampler),
|